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SUMMARY 
The purpose of this program was to investigate and resolve some of thedominant 
problems of modern planar technology, particularly those tending to impede its 
evolution into a large scale integration and ultimate reliability. A further purpose 
was to provide instrumental support services to NASA-ERC in failure analysis and 
instrumental capabilities. 
Major program effort was directed toward the  determination of why structural 
defects a r e  produced in thermally grown oxides and the definition of corrective actions 
for  their elimination. A dielectric defect detection tool was developed for  use in 
location of defects in oxides. This technique was then successfully utilized to isolate 
potential process and structural parameters  which effected defect densities. Results 
confirmed that a significant cause of oxide defects was the thermal exparision mis- 
match between silicon and silicon oxide. An improved surface preparation technique 
was developed which significantly reduced defect densities. 
An evaluation was made of impurity contamination in oxide layers. Techniques 
utilized included C-V measurements, solids mass  spectrometry, Auger analysis, 
ion microanalyzer analysis, and dielectric relaxation. Results obtained were  not 
conclusive, however the possibility of elements other than Na (ie Li), which could 
effect device properties was indicated. Of the instrumental techniques utilized the ion 
microanalyzer appeared to  have the greatest future potential for  the analysis of 
impurities in s imilar  s tructures a t  the desired detection limits. 
Other investigations were conducted including gas ambient studies in which the 
effects of hydrogen and water on the performance of various transistor samples were  
evaluated. A group of integrated circuits was exposed to  various ambient conditions, 
Other studies performed provided insight into the origin of atomic species contributing 
to inversion. A compilation of failure analysis techniques and package hermeticity 
tes t  methods a r e  included. 
Routine failure analysis services were provided and analyses were completed 
on several groups of devices including 89 npn transistors  and 65 integrated circuits, 
This page intentionally left blank. 
INTRODUCTION 
Objectives 
The primary objective of the investigations under Contract NAS 12-4 has been, 
from its inception, the development of advanced process techniques for  the fabrication 
of high reliability silicon integrated circuits. This objective initially was formulated 
under two task items. The f i r s t  item called attention to  an instrumental investigation 
of planar processing techniques, with special emphasis on device surfaces, for  the 
purpose of discovering and correcting failure modes in the following seven 
categories: 
1. Effects. of gas ambients during fabrication 
2. Effects of t races  of materials deposited during fabrication 
3 .  Application of photoresist and photoetch techniques 
4. Processing of the oxide 
5. Scribing 
6. Contact attachment 
7 .  Effects of contact between the processing tools and the wafer during 
fabrication. 
The second item formulated specific studies relating to  interactions b e h e e n  the 
silicon and the highly insulating material in contact with it, and to the effects of such 
interactions on integrated circuit performance, including long t e rm drift, which is 
of major concern in extended space missions. 
The broad a rea  of activity covered by this statement of work was made so  
deliberately, to provide flexibility in the attack on emerging problenzs in a rapidly 
advancing field, such a s  those relating to large scale integration, and to provide 
latitude in the assessment of the relative importance of such problems s o  that the 
work could be directed at all t imes to meaningful ends. A further advantwe of this 
philosophy lay in the opportunity it afforded in the full utilization of the considerable 
instrumental capabilities and interdisciplinary skills of Autonetics without risking 
compartmentalization in specific areas.  This type of approach is indeed necessary 
in dealing with a technology a s  complex and sensitive to minor perturbations a s  
silicon planar processing. The broad approach also brings to bear  Autonetics exken- 
sive operations and industrial knowledge viewpoint on reliability problems, a factor 
which is crucial to its satisfactory performance on major contracts with the 
Government. As a result,  the massive records and compilations of data developed 
on previous component reliability programs have been accessible to serve as 
guidelines for investigations under the present program. 
Redefinitions of Objectives 
As work progressed, however, objectives were  crystallized in certain a r e a s  and 
phased out in others, either because a satisfactory conclusion had been reached o r  
because a solution to the problem had been reached within the industry itself. In 
general, these new Statement of Work i tems were drawn to more  specific a r e a s  which 
could, however, still be categorized within the broader range f i rs t  formulated, the 
intent being to reflect more  precisely the content of current  program activities and to 
provide a formal mechanism for  support of new and important problem investigations. 
In time, however, the r a t e  of accumulation of new task items began to exceed 
their r a t e  of completion. The apparent resulting extension of available personnel 
over many a reas  was, to a certain extent, exaggerated because of the presence of a 
certain degree of overlap among some items. While this attested to the consistency 
of the overall program it also created a somewhat over-ambitious picture of the  
aetivlities undertaken which could lead to  a potential dilution of accomplishment. 
Consauenlly, the objectives of the program were redrawn into five categories of 
investigation a s  follows: 
Investigational Activities: 
1. Failure Mechanisms related to Oxide Passivation Defects 
2. Failure Mechanisms Associated with Silicon Oxide Impurities 
3. Miscellaneous Failure Problems 
I, Failure Analysis Service and Consultation 
2. Instrumental Capability Profile. 
These categories reflect the overall purpose of the program, which is to  investigate 
some of the dominant problems confronting planar technology and to seek solutions to 
these problems, a s  well a s  to provide NASA-ERC with instrumental support and con- 
sulting services. At the same t ime the reporting format was changed to reflect more  
clearly the resulting program consolidation. 
Program emphasis in t e rms  of time, manpower, and priority was heavily 
weighted on Item 1 - silicon oxide dielectric defects. Substantial data was accumulated 
on t he  origin of oxide defects which could result in significant reductions in defect 
densities if appropriate process changes a r e  made by suppliers. 
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CONCLUS IONS 
The objectives achieved under Contract NAS 12-4 have been significant in a 
diversity of investigational areas. In many instances potential innovations m d  
improvements in process techniques have been clearly indicated. In others certain 
conclusions, though currently. useful, ,should be regarded as temporary because of the 
viable nature of planar technology a s  a whole. In still other areas,  potential conelu- 
sions a r e  emerging as a result of progress in the solution of specific problems or  as 
a result of reports of such progress in evoking additional investigations elsewhere. 
The complexity of integrated circuit processing, which is a direct result of the multi- 
plicity of scientific and engineering disciplines on which the technology bas been 
erected, generally has proved an effective stimulant t o  these advances. These 
accomplfshments, and their process implications, a r e  enumerated below: 
1. Accomplished: Proof of strong entrapment of hydrogen from steam, by 
radiotracer technique, in thermally grown silicon dioxide layers, Process 
implications: The trapped hydrogen may contribute to  the inversion. of 
planar pnp transistors and to  the instability of MOS-FET gate threshold 
voltages by proton migration. 
2. Accomplished: Demonstration of sodium contamination, by neutron 
activation analysis, in silicon dioxide layers grown by conventionally 
ffclean" methods. Process implicqtions : Steps should be taken Lo exclude 
sodium in planar processing as an additional contributor to  inversion. 
This effect has been abundantly confirmed elsewhere. 
3. Accomplished: Demonstration of a slight initial difference in inversion 
recovery kinetics between a group of deuterated transistors and a compar- 
able group of hydrated transistors. Process implications : Proton 
migration may be a source of inversion in planar transistors using oxides 
grown under moist conditions. 
4. Accomplished: Development of progressive resistance to inversion by 
repeated inversion and deinversion of planar transistors. Process 
implications : Tends to  confirm an electrochemical ion transport model for  
inversion, thereby achieving improved long-term reliability. 
5. Accomplished: Proof of a strong EPR signal from the interaction of 
vacuum-deposited aluminum on silicon dioxide layers, indicating reduction 
by the aluminum and the formation of oxygen vacancies. Process implica- 
tions: The formation of oxygen vacancies by this mechanism can be  avoided 
by using less active metals (e. g., gold) for intraconnections, thereby 
reducing the possibility of inversion and contributing to long-term 
reliability. 
6. Accomplished: Demonstration of an absence of an EPR signal corresponding 
to  oxygen vacancies at the Si-SiO2 interface. Process implications: 
Inversion from this specific source is highly improbable. 
7. Accomplished: Demonstration of the same characteristic EPR signal 
from either sodium or  fluoride contamination of silicon dioxide. Process 
implications: Traces of fluoride, as well as trapping states and contribute 
t o  inversion. Steps should be introduced after etching treatments t o  remove 
residual fluoride. 
8, Accomplished: Proof that the effect of hydrogen on transistor betas, by 
environmental testing, is nonspecific and tends to  be curative rather than 
degradative. Process implications: The presence of hydrogen in package 
atmospheres is not inimical t o  the long-term reliability of planar bipolar 
transistors. 
9. Accomplished: Demonstration that propagation of significant crystal 
damage, by etch-pit count technique, into adjacent sensitive device areas 
as a result of conventional scribing procedure is improbable. Process 
implications : Scribing done with appropriate equipment, combined with 
precise registry and proper maintenance, does not appear to  constitute 
a reliability hazard. Continued alertness in this area, however, is 
recommended as the investigation was not exhaustive and did not cover such 
contingencies as diamond wear, registry deviations, etc. 
10. Accomplished: By calculation, in diffusion steps complete mixing of input 
gases occurs in the f i rs t  4 inches of furnace tube. Process implications: 
Introduction of baffles, o r  other mechanical means t o  create turbulence, 
will not avail in improving the uniformity of diffusion doping as convention- 
ally practiced. This exercise, however, ignores potential streaming 
effects across the wafers themselves, particularly in situations where the 
diffusant is an extremely dilute component of the gas phase. 
11. Accomplished: Demonstration that dielectric defects in oxide layers 
generally a r e  cumulative with processing. Process implications: 
Innovations should be  sought that minimize the thermomechanical flexing 
caused by high-temperature treatments. 
42. Accomplished: Demonstration that the higher the compressive s t ress  in an 
oxide layer, the higher the defect abundance. Process implications : 
Compressive s t ress  can be  moderated by additives that reduce the glass 
set  temperature and the thermal expansion mismatch with silicon. This 
approach, however, is beset with certain difficulties, such a s  the avoidance 
of unwanted impurity (trapping) states and the exact control of composition. 
Rather than attempt to manipulate the compressive s t ress  in this fashion, 
r t  is recommended that defect occurrence be  brought under control by 
identifying and eliminating the physical irregularities which activate local 
ruptures in the oxide. 
13, Accomplished: Demonstration that a higher defect incidence in oxide 
grown on mechanically polished than on chemically polished substrates. 
Process implications: One of the physical irregularities contributing to  
oxide defects may be  embedded lapping grains o r  crystal damage sites 
caused by lapping. Wafer pretreatments therefore should be terminated 
by some form of chemical polish. 
14. Accomplished : Demonstration that superficial etching by HF increases 
significantly the oxide defect population to  thickness ratio. Process 
implications : Control of MOS gate oxide thicknesses, which a r e  
typically of the order of 1000a, should be  accomplished by growth 
techniques rather than H F  thinning techniques. This would require 
additional precautions to  prevent o r  remove outer-skin sodium 
contamination normally eliminated in HF thinning. 
15. Accomplished: Observation that a significant localization of defects at  
abrupt steps in oxide thickness. Process implications : Fortunately a 
large proportion of such steps a r e  located at  windows where metallization 
contact with the substrate is desired. However, cognizance of this 
potential failure mode should be a factor in integrated circuit design, 
Metallizations, where possible, should be  routed to avoid sharp changes 
in oxide thickness, and oxide overlap at contact windows should be sufficient 
t o  provide impervious protection to  surrounding junctions' and substrate, 
16. Accomplished: Proof that repeated heating and cooling of oxidized silicon 
wafers in an inert ambient produces a substantial increase in defect 
density. Process implications: This observation provides some insight 
a s  to  why continued processing contributes t o  defect incidence (Item 11) a s  
well as arguing against manufacturing decisions to  reprocess in an effort 
salvage, for  example, the results of an inadequate diffusion. 
Accomplished: Demonstration that gentle mechanical wiping of oxide 
layers increases the incidence of dielectric defects. Process implications : 
A s  in Item 16 this provides further insight into the structural character of 
oxide defects, implying that a spalling effect is involved that loosens 
material sufficiently at certain sites to  render it susceptible t o  subsequent 
removal by mechanical means. It also indicates that the handling of wafers 
during manufacture must be minimized a s  much as  possible and done with 
great care.  This would apply t o  almost any tool used in handling, since the 
referenced wiping experiments were done with cotton swabs. 
18. Accomplished: Proof that removal of one oxide layer (by etching) produces 
a significant increase in the defect density of the oxide layer remainling on 
the opposite face of the wafer. Process implications: The wafer is 
mechanically flexed by this treatment, as amply demonstrated by experi- 
ment, imparting a convex curvature t o  the opposite layer, which contributes 
t o  the postulated spalling effect adduced in Item 17,  above. If a wafer could 
be  processed completely symmetrically, using the same masks, etching 
steps, etc, on both sides, dielectric defects from this source could be 
minimized. A more practical recommendation is to  process only one side 
while maintaining intact oxide on the other. 
19.  Accomplished: Proof that defect density decreases exponentially with 
increasing oxide thickness and with the square root of oxidation time, 
Process implications : Use as thick oxide layers a s  economically feasible 
where other design cri teria a r e  not thereby compromised. 
20, Accomplished: Demonstration that existing defects in thermal oxides often 
can be  reduced significantly by a pyrolytically deposited oxide. Process 
implications: This procedure is an expensive extra step and does not 
really solve the basic defect problem. The effectiveness of this procedure 
varies considerably among processors. Uniform thickness control of the 
deposited oxide is difficult to  achieve. 
Aeeomplished: Proof that the presence of water during oxidation, o r  at the 
termination of a dry  oxidation, produces a lower defect incidence than in 
oxides grown dry. Process implications: This effect of water is  inter- 
preted as a result of a reduction of bond strain from the introduction of 
hydroxyl groups into the silica network in a manner analogous t o  that of 
other oxide additives. The so-called hydroxyl groups, however, a r e  
really acidic and capable of yielding protons that may contribute to  
inversion, a s  indicated in Items 1 and 3. Nevertheless, the use of water 
as an oxidation additive is recommended for most planar processing on the 
basis that proton migration is a minor problem relative to  that of oxide 
defects. 
22. Accomplished: Demonstration that variation in wafer cooling rates after 
oxidation has a negligible effect on dielectric defect incidence. Process 
implications: Control of cooling ra tes  is unessential. This effect is con- 
sistent with a thermal expansion mismatch mechanism that is dependent 
only onLS and not the derivative of AT with respect to  time. 
23. Accomplished: Demonstration that addition of nonvolatile mineral salts to  
steam source does not increase defect densities. Process implications: 
Water quality with respect to nonvolatile constituents i s  not critical. Spray 
carryover either is negligible o r  is trapped by the hot furnace tube before 
reaching the wafers. 
24. Accomplished: Proof that oxide growth rate variations do not affect defect 
densities significantly. Process implication: Control of such parameters 
as oxidation temperature, o r  steam concentration in the process gas, is 
not critical from the standpoint of defect densities. However, such con- 
trol  remains critical for  other reasons, such as  control of layer thickness, 
diffusion boundaries, etc. Moreover, oxidation rate at the very beginning 
of oxidation is emerging a s  an important parameter affecting defect 
densities in very thin oxides. 
25. Accomplished: Demonstration that substrate doping has little effect on 
defect densities. Process implications: None of significance, unless high 
boron doping is encountered. 
26. Aeeomplished: Proof that oxide defect densities a r e  not associated with 
dislocation densities o r  stacking faults pre-existing in the substrate. 
Process implications: Adjustments in substrate crystal perfection, or  
epitaxial deposition perfection, will not avail in improving oxide defect 
densities, probably because oxide defects generally a r e  at least a 
thousand times larger than the substrate crystal imperfections, More 
recent work indicates that macro defects in the substrate may determine 
the loci of subsequent oxide rupture. 
Accomplished: Demonstration that particulate contamination on silicon 
wafers, unless exceedingly dense o r  reactive, does not contrlibute 
significantly t o  oxide defects. Process implications: In process lines 
where an oxide defect problem exists, the origin of the problem probably 
need not be sought in air particle counts or  potential dust deposits on 
wafers prior to oxidation. Other wafer contaminants of a more adherent 
character, however, may be contributing factors. The above recommenda- 
tion should not be construed as  suggesting the relaxation of general 
cleanliness X n d a r d s .  In photolithographic procedures, for example, 
ambient dust may become a source of Itartificial11 dielectric defects 
created in subsequent etching steps. The essential purpqse here is to  
rank failure sources according to  their relative probability in order to 
save costly engineering time in real  situations. 
The above experimental observations were compiled on the basis of their more 
o r  less direct relevance to process techniques. Many additional experiments, how- 
ever, were directed toward questions of mechanism which, if properly answered, 
might provide direct, logical process improvements. Some of the more imp o~ank  
observations a r e  especially pertinent t o  the successful evolution of large scale 
integration because they deal with the physical nature and origin of oxide dielectric 
defects. These a r e  summarized below: 
1. Accomplished: By replicate electron photomicrography, the detailed 
definition of the morphology of oxide defects identified independently by 
electrophoretic decoration. Mechanism implications: Pileups of oxide 
at  the defect site (see Figure 1) suggest a process of compressive 
upheaval. 
2. Accomplished: Demonstration of initial (virtual) defect densities of the 
order of 100 t o  1000 per cm2. Mechanism implications: Suggests an 
initial distribution either of substrate surface irregularities o r  of process 
induced inhomogeneities. 
3. Accomplished: Proof of a kinetic anomaly at the initiation of oxidation. 
Mechanism implications : Initial distribution of defects may be oxidation 
ra te  dependent. 
4. Accomplished: Demonstration of a typical defect decay rates versus 
growth in oxide layers of 750 8 or less. Mechanism implications: Not 
clear ,  but suggests manipulation of oxidation rates during the first few 
hundred a of growth may have a controlling effect on subsequent growth, 
5. Accomplished: Demonstration that oxidative precleaning of wafers (with 
HNO3) prior t o  oxidation tends t o  reduce defect densities except in the 
very thin oxide range. Mechanism implications: This was f i rs t  regarded 
a s  an indication that moderation of the initial oxygen diffusion rate would 
become an important defect control parameter. However, see  below, 
6. Accomplished: Special nonoxidative precleaning techniques equal to 
oxidative treatments in reducing defect densities and superior in the 
very thin oxide range. Mechanism implications : Initial diffusion rate 
(or thin oxide distribution) is not a n  important control parameter, but 
oxidation ra te  control still may be important on the basis of achieving 
and initial TTequilibriumlf distribution of oxide. 
7. Accomplished: A chemical polish pretreatment with HC1 which tends to 
reduce defect densities. Mechanism implications : Present results a r e  
not yet quantitative but indicate that macroscopic promontories (of the 
order of one micron) may be substrate features that determine subsequent 
oxide defect sites. 
mher  accomplishments on this program a re  related to  the accumulation of 
information associated with process techniques or with the process origins of com- 
ponent reliability problems. As such, these Compilations a r e  of more general 
applicability to process problems than the discrete observations derived from 
experimental studies as  outlined above. The information in these compilations is 
derived in part from previous failure analysis programs at Autonetics and in part 
from the current literature. They a r e  summarized briefly below: 
I, Accomplished: TTInstruments for Failure AnalysisTT (Appendix J) .  
Process implications: Tabulation provides instrumental techniques 
applicable to the examination of component abnormalities and failure 
modes. The compilation should be of particular assistance to  management 
decisions required in initiating failure investigations in established 
processes. 
2. Accomplished: "Thermodynamic Analysis of Ambient Gas Effects1' 
(Appendix H). Process implications: Useful in settling questions of 
materials compatibility, particularly a t  the design stage, by specifying, 
among those materials in most common use, those gas-solid interactions 
which are ,  and those which a r e  not, thermodynamically allowed. Also 
useful in discovering or  predicting possible slow reactions that may 
contribute to long-term drift. 
3. Accomplished: Comparison of dielectric defects in wafers from three 
major vendors. 
4. Accomplished: Testing of the special wafer pretreatment in a device pilot 
line operation. 
5. Accomplished: Evolution of new techniques for analysis of silicon oxide 
impurities. Development of a "spinning discT1 method for oxide analysis. 
6. Accomplished: Completion of failure analysis on approximately 200 various 
electronic devices submitted by NASA during the program. 
It is clear that the observations and conclusions enumerated above pe&ain to a 
still vigorously evolving technology. Also obvious is the corollary fact that reliability 
and process control problems will continue t o  abound in such a dynamic situation. 
One of the more important problems, and an item of particular concern to  this 
program, is the reproducible achievement of the compositional uniformity and physical 
integrity of dielectric layers. Once this objective is achieved, the foundation for  large 
scale integration will have been laid. It is believed that significant progress in this 
direction has been made and that further efforts will be extremely rewarding. On a 
more general scale, however, there is no doubt that new problems will ar ise  and that 
constant vigilance should be maintained for their detection and ultimate correction, 
This page is  intentionally left blank. 
S I L I C O N  OXIDE DIELECTRIC DEFECTS 
Preliminary Evaluations 
The objectives of this effort were to  discover why structural defects a r e  pro- 
duced in thermally grown oxides and to learn how they may be prevented, In order  
to reach these objectives it  was f i r s t  necessary to develop a tool (described in 
Appendix A )  f o r  the reliable location and identification of oxide defects, This 
technique was then successfully utilized to isolate those process and structural con- 
siderations which contribute significantly to  increased defect densities. Early 
program results confirmed that the inherent thermal mismatch between silicon 
and silicon dioxide was a significant cause of oxide defects and provided a lower limit 
of defects which could not be  reduced by processing changes. It was later  determined 
that one of the most critical process related factors is the initial condition of the 
silicon surface in t e rms  of cleanliness and smoothness. As a result,  an imprcaved 
surface preparation technique was developed which significantly reduced defect 
densities. 
One of the most frustrating and widespread problems in planar technology is  that 
caused by dielectric defects, o r  "pinholes, ' I  in oxide layers. The characteristic 
failure mode introduced by oxide defects i s  an electrical discharge through the 
defect from an overlying metallization to the substrate. The metallization need not 
fill the hole for failure to occur; plasma breakdown can occur in the intervening space, 
In the case  of very small diameter holes, the discharge current may not be large 
enough initially to constitute a failure. But redistribution of metallization throughout 
the hole a s  a result of prolon$ed plasma discharge ultimately may create a much 
more highly conductive path and a clearly defined failure. This supports the fact 
that not all  pinhole failures a r e  recognized a s  such at initial burn-in o r  early systems 
test stages but show up later a s  long term effects in the field. The importance of 
eliminating this processing problem is clearly evident, not only for high reliability 
guidance systems, but also for increasing component yields, particularly in the case 
of LSI and MOSFET gate oxides. 
Although numerous remedial innovations in materials and process techniques 
have been attempted, no reliable solution to this problem has yet been found. Because 
of the general convenience and superiority of thermally grown oxides for most mask- 
ing and passivating purposes, and because this application of silicon dioxide bas been 
successfully optimized in most other respects,  it seems important t o  take full 
advantage of these characteristics by determining the process requirements needed to 
remove this remaining major problem in its use. During this program a compre- 
hensive evaluation of the available literature was made and utilized where possible, 
A summary of this information is given in AppendixK. 
Initial activity on this portion of the program sought to relate the origin of 
dielectric defects to  various process factors and structural considerations, These 
results  may be summarized a s  follows: 
1. Factors tending to increase dielectric defects. 
a. Extended processing (generally) 
b. Higher compressive s t r e s s  in the oxide 
e. Embedded lapping grains in the substrate 
d. Superficial H F  etching 
e ,  Abrupt oxide steps 
f. Thermal cycling 
g ,  Mechanical wiping 
h. Removal of back oxide layers 
2 ,  Factors  tending to decrease dielectric defects. 
a .  Growth of oxide to higher thicknesses 
b. Chemical etch of initial wafer 
c .  Pyrolytic oxide, uniformly applied and properly densified 
d. Additives tending to reduce bond strain in silica glass 
e.  Addition of steam to oxidation process gas 
The results  noted above a r e  consisgent with a compressive s t r e s s  model a s  the 
principle source of dielectric defects in oxide layers. The compressive s t r e s s  in 
the oxide layer is introduced duringcooling from the oxidation temperature a s  a 
resul t  sf an  approximately tenfold mismatch in thermal expansion coefficients between 
substrate and dielectric. This inodel was confirmed in a number of subsequent 
experimental observations. Replicate electron microscopy of a known defect revealed 
oxide outcroppings suggestive of a compressive s t r e s s  relief process. Measurements 
of the compressive s t r e s s  gave values of the order of 4 x l o 4  psi. Quantitative 
comparison of oxide defect densities before and after cooling to room temperature 
demonstrated that the bulk of the defects (90 to 98 percent) were introduced during the 
cooling process. Removal of one oxide layer from a wafer introduced a significant 
warping of the wafer which resulted in an increase in the measured defect population 
in  the remaining oxide layer. 
A tool developed on this program for locating and identifying oxide defects i s  
based on a functional test originated by James Lytle of W estinghouse. This test,  
known a s  ltElectrophoretic Decoration, I '  i s  particularly applicable to wafers in the 
beginning stages of manufacture. The test utilizes the oxidation of a metal anode to  
form positively charged colloidal particles which a r e  propelled through an organic 
electrolyte toward cathodic sites on an oxide coated silicon wafer situated below the 
anode. The aecurnulation and discharge of the colloidal salt  particles around oxide 
defect s i tes  occurs a s  a result of electron transfer through the defects from the 
negatively charged silicon wafer. Thus the functional mode of the test  is identified 
with the failure mode sought. The accumulated insoluble matter surrounding each 
defect serves a s  a many-fold magnification of h e  defect location which, for 
documentary purposes, i s  readily photographed at low magnifcation. ( A detailed 
description of the test developed is given in Appendix A. ) 
Electron photomicrographs (Figure 1) showed pile-ups of oxide layers a t  defect 
sites, thereby indicating compressive s t ress  in the oxide a s  the major cause of 
defects. This idea was confirmed by comparing oxide defect densities existing at the 
oxidation temperature with those existing after cooling. Briefly, the technique eon- 
sists of terminating an oxidation with a short HC1 e tch which attacks any exposed 
silicon (Figure 2 ) ,  producing an etch pit a t  each defect site. After cooling the 
additional defects aroe located by electrophoretic decoration (Figure 3) .  In a n  oxide 
layer grown to 8000A the ratio of defect densities before and after cooling was found 
to be 1:195 (Appendix B). 
The approaches t o  continued investigation on this program consisted of examining 
in detail the inhomogeneities in oxide distribution evidently present at  the initial 
stages of oxidation using the techniques described above. Experiments have s h o w  
that a significant number of defects may exist at the processing temperature after 
only a brief oxidation period, thus predisposing oxides t o  a distribution of thin spots 
at later stages of oxidation. It is postulated that a portion of these thin spots yield t o  
the compressive s t ress  produced on cooling and that the remainder constitute the 
latent defect sites opened up by light etching in hydrofluoric acid. It is further 
postulated that if initial oxidation irregularities could be removed through appropriate 
process control the finished oxide layers would be f ree  of thin spots and capable of 
withstanding the existing s t resses  without rupture. 
The following mechanism research discussion indicates that this technique has 
been used successfully on two kinds of investigations. The f i rs t  investigation is an 
evaluation of oxides from various sources for silicon wafer lots oxidized to  10, 000 
by three different processors. The second investigation assesses the effect of 
various wafer pretreatments, reflecting various methods of preparing the wafer prior 
to  oxidation and yielding thereby essential process control information. 
Figure 1, -Electron Photomicrograph of Replica of an Oxide Defect (Black Region) 
Approximate Length: Twelve Microns 
a. Silicon Etching of Oxide Defect Site 
b. Etch Pattern of Unoxidized  control^^ Wafer 
Figure 2. -High Temperature HC1 Etching Test 
Figure 3. -Electrophoretically Decorated Wafer of Very High Oxide Defect 
Density 
Effects of Oxide Thickness and St ress  
A se r i e s  of experiments were conducted in an attempt to determine the mechanism 
and thus the origin of oxide dielectric defects. As previously discussed, t e s t s  con- 
ducted in this laboratory and confirmed by other work established beyond reasonable 
doubt that the origin of physical forces  were  due to  the thermal mismatch compressive 
s t r e s s  in the coated oxide. However, no direct  indication of the local factors  con- 
tributing to their  formation was known. 
Additional experiments were  undertaken to  examine in  detail the kinetics of 
the oxidation process.  Investigations were  conducted to  compare defect densities 
a t  no stress (before cooling), at full s t r e s s  (after cooling), and a t  par t ia l  s t r e s s  
relief (after removal of the back oxide layer).  These  data a r e  listed in  Table I 
and Figure 4 fo r  a s e r i e s  of oxide thicknesses. Conventional oxide growth technique 
was used (N2:245 cc/min; 02:245 cc/min passed through water  a t  slightly l e s s  than 
100 6; temperature: 1180 C)  followed by HCl-He etching before removal f rom the 
growth zone. Defect densities were  evaluated by standard etch pit and decoration 
counts. The  exponential decrease  in the  number of defects with oxide growth is 
apparent f rom Figure 4. Decay of th i s  number, N,  may be expressed in t e r m s  of I 
l ayer  thickness 
where Nz i s  the preexponential factor (ordinate iptercept) and cb is the decay factor.  
Decay factors  appropriate to Figure 4 a r e  2.22, 1.08 and 0.83 respectively for no 
s t r e s s ,  full s t r e s s ,  and part ia l  s t r e s s .  
The decay factors  followed an  exponential law and were  largest  p r ior  to  wafer 
cooling (unstressed condition) and smallest  a f te r  warping the wafer by removal of 
one oxide layer.  The general nature of these resu l t s  indicated the existence of 
latent defects in the oxide pr ior  to cooling which were  progressively strengthened 
and rendered l e s s  vulnerable to rupture a s  oxide thickness was increased. The 
assumed presence of such latent defects, however, implied the existence of s t rue-  
tural  o r  distributional i r regular i t ies  in the oxide-substrate system introduced ei ther  
before o r  during the oxidation process .  
The existence of a virtual defect density (N of Eq 1) of the order  of 10~/crn '  is 
significant. However, one must sti l l  assume a very large defect density a t  some 
small t > 0 which increases  exponentially with thinner oxides. This roblem is  
especially cr i t ical  to MOSFET technolorn where gate oxides of 1000 1 , or  less ,  a r e  
generally required. It seems more  important, therefore,  to understand the physical 
bas i s  for the virtual defect density, so  that it can be manipulated downwards, ra ther  
than attempting to  increase defect decay factors.  
TABLE I 
CORRELATION OF DEFECT DENSITIES WITH VARIOUS STRESS CONDITIONS 
*A11 entr ies  represent  a n  average of four wafers 
**Runs selected for  initial Proficorder study 
Silicon Surface and Initial Oxidation Aspects 
Further  investigation revealed that a kinetic anomaly in oxide growth r a t e  
existed a t  the beginning of oxidation (during the f i r s t  300 to 600 A) after  which a 
square root law character is t ic  of a diffusion controlled process  was followed. Atten- 
tion, therefore, was  focused on the beginning phase of oxidation in  the expectation that 
moderation of the reaction kinetics a t  this point might remove an assumed distribu- 
tional i r regular i ty  in the oxide and thereby reduce the latent defect density. Such a 
moderation was achieved (and kinetically demonstrated) by application of an oxidative 
pretreatment  (using hot nitric acid) which developed a very thin oxide layer  on the 
wafers  pr ior  to high temperature oxidation. A significant drop in the latent defect 
density (extrapolated to oxidation t ime zero) was observed a s  a resul t  of this treatment.  
Accordingly, wafers  were pretreated in a manner designed to produce diffusion 
a t t e n u a t i ~ n ~ l a y e r s  on the surfaces.  These layers  consist  pr imari ly  of silicon dioxide 
in  the 200 A o r  l e s s  thickness range produced by a wet chemical method consisting 
of treating the wafers  with HF (to remove old oxide), KOH solution (to remove residual 
fluoride), and hot concentrated nitric acid (to remove residual KOH and initiate uniform 
oxidation). Each step was followed by thorough rinsing with distilled water.  The 
exact nature of the layers  so  produced sti l l  i s  unknown. Boundaries in such layers  
THICKNESS (% x 
Figure 4" Defects a s  a Function of Oxide Thickness 
For Various Stress Conditions 
produced by controlled (masked) HF etching a r e  readily revealed by moisture conden- 
sation f rom a humid environment. Attempts to measure the thickness of the layers 
by Prof icorder and Tally-Surf tracing, and by interferometry, however, failed. 
Although the layers a r e  suspected of being a porous and partly hydrated silicon 
dioxide, the possibility of a small componenk of nitride cannot be ruled out. 
High temperature oxide defect densities on wafers so  treated (termed hereinafter 
'Toxidative precleaningfl) were found to be practically nonexistent, even for oxidation 
time a s  short a s  2 .5  min. Room temperature decorated defects, however, were 
significant. The corresponding defects densities a r e  shown a s  Set A in Table 11. 
Nonoxidat ive v s  Oxidative Cleaning 
It was not clear  from these results  whether the decrease in defect density was 
due solely to the initial oxidative attack on the substrate o r  to  an additional "cleansing 
effect" caused by the nitric acid treatment. Therefore a "nonoxidative" precleaning 
technique was developed. In this case the wafers were "nonoxidativelyw precleaned 
using a swabbing technique with HF, preceded and followed by water and alcohol 
r inses.  
Slow oxide growth was achieved by limiting the oxygen to 4 percent of the process 
gas composition and by reducing the temperature of the water reservoir .  The oxidation 
temperature, however, remained at 1180 C. 
A l l  data were taken a s  a function of oxide thickness grown, a s  measured (in most 
cases)  by Proficorder tracing. All defect readings a r e  recorded on a cm-2 basis. In 
addition the ratio of etch pits (high temperature defects) to decorations (room tempera- 
ture defects) were computed for each ser ies ,  where applicable; a s  a further test  of 
in ternal  consistency. The "nonoxidative" results  a r e  shown a s  Set B in Table 11. 
Comparison of Sets A and B in Table I1 plotted against oxide thickness 
(Figure 5) indicates that there may be lit t le o r  no difference in how the initial oxida- 
tion ra te  is moderated. The effect of both on the virtual defect density appears to be 
significant. Compared with ear l ie r  results,  which yield a virtual defect density of 
-4 x 403 per wafer ("Full Stress" curve, Figure 4 ) ,  o r  > l o 3  the present treat- 
ments yield an order  of magnitude improvement (-1.1 x l o 2  ~ m - ~ ) .  Although the 
defect decay ra te  i s  somewhat smaller than that applicable to Figure 4, this potential 
modification in process technique may h a ~ e ~ i m p o r t a n t  implication for thin oxide 
applications, such a s  MOS gates. At 1000 A oxide thickness, for example, Figure 4 
yields a density of 410 defects ~ m - ~  (taking the wafer area a s  3 .2  cm2) while 
Figure 5 yields a density of 70 cmm2. 
Thus result was taken a s  potential confirmation that the assumed initial 
inhomogeneities associated with latent defect densities were, in fact, related to the 
observed kinetic anomaly a t  the beginning of oxidation. Further attention was given, 
therefore, to the effects of the various process parameters  on defect densities in the 
first few hundred Angstroms of growth. It  was shown that the nonoxidative precleaning 
treatment was superior to the oxidative treatment in reducing defect densities in this 
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0 .OXIDATIVE PRECLEANING, NORMAL GROWTH 
SET A, TABLE I1 
a NON OXlgATIVE PRECLEANING, SLOW GROWTH 
T O  400 A FOLLOWED BY NORMAL GROWTH 
,SET B,  / TABLE I& 
Figure 5. Comparison of Oxidative Pre cleaning With Nonoxida tive 
Precleaning Plus Initial Slow Growth 
region. It also was shown that initial slow thermal oxidation after the nonoxidation 
precleaning produced additional oxide improvement if dry, rather than wet, oxygen 
was used. It was possible at this point, therefore, to formulate a tentative se t  of 
optimum process conditions for  oxide growth. These included an initial nonoxidative 
precleaning of the wafers (using a wiping technique with HF, a s  previously described) 
and an extremely slow initial growth of thermal oxide using dry oxygen, followed by 
conventional growth with moist oxygen. 
In attempting to adduce a physical basis for the effects described above, it 
became evident that the controlling process parameter might be  one of equilibration 
rather than of oxygen diffusion attenuation. That i s ,  the inhomogeneities determining 
defect loci might as  well be purely structural instead of being confined to the result 06 
kinetic irregularities in the initial oxide distribution. In either case, then, the initial 
slow oxidation might provide the necessary conditions for the equilibrium distribution 
of either oxide or substrate material, whereas oxygen diffusion attenuation alone would 
affect only the oxide distribution, The participating physical irregularities of the 
oxide-substrate system, regardless of origin, would be in the submicron range; 
e. g, , a significant fraction of the oxide layer thickness and several orders of magni- 
tude greater than the substrate lattice parameter. The appearance of a defect in the 
oxide layer (after cooling) then would become a function of the particular local s t ress  
conditions associated with the radius of curvature of the presumed structural irregu- 
larity. As more oxide is grown the ratio of the radius of curvature to the oxide 
thickness will decrease exponentially with oxide thickness, thus accommodating the 
corresponding disappearance of dielectric defects. Tn addition to accounting for the 
localization of oxide defects a model of this type is more susceptible to physical 
verification. 
The nitric acid pretreatment would be expected to attack microscopic promontories 
on the silicon surface more rapidly than surrounding smooth areas ,  thus reducing 
their effectiveness in creating localized s t ress  anomalies in the subsequent oxide 
layers. Reconsideration of the lTnonoxidativell pretreatment discloses that the oppor- 
tunity for limited oxidation occurs here,  too, because the HI? wiping procedure is  
done in the presence of air .  In other words, the treatment is nonoxidative only in the 
sense that i t  leaves no additional oxide layer on the silicon surface. The wiping 
process therefore can be regarded a s  a chemical lapping in which promontories a re  
more susceptible to erosion than surrounding flat areas.  The HF serves the familiar 
function of removing silicon dioxide a s  i t  is formed. 
HCl Wafer Pretreatment 
The above concept was subjected to further test by applying an HCl vapor etch to 
wafers (four se ts  of four each) immediately prior  to oxidation. * The decoration 
densities resulting from the inclusion of this treatment a r e  compared in Table III with 
*This treatment differs from one investigated earl ier  at the Qualification and 
Standards Laboratory, NASA-ERC, where HC1 was admitted during oxidation in 
an attempt to modify the composition and structure of the oxide layers as they 
were grown. 
a similar set in which the HC1 pretreatment was omitted. It is clear that an 
improvement was thereby achieved (in the 500 1 thickness range) even though both 
sets  of wafers also were pretreated by the chemical lapping (llnonoxidativefl) method. 
Continuing further with the equilibration approach, tests were designed to 
maximize the redistribution of assumed structural irregularities both in llbarefl 
silicon and in very thin initial oxide layers using various heat-soak periods a t  the 
oxidation temperature (1180 C). Because this temperature is well above the se t  
temperature of silica (1000 C) it was felt that the oxide would be sufficiently plastic 
to conform to any interfacial energy-reducing material migrations. In consideration 
of the number of process variables of interest a simple matrix was designed in which 
the normal oxidation periods were given only two values (5 min and 20 min, Table IV). 
These process variables included a comparison of the effects of initial oxide layers 
produced by oxidative precleaning technique with those produced by initial thermal 
oxidation (using 4 percent dry 0 2  diluted with helium) (sets C and D), time of heat 
soak in nitrogen (two values) (sets E and F),  and comparison of dynamic with 
essentially static nitrogen flow during heat-soak (sets D and E). A control omitting 
the major variable was included with each run. Each charge consisted of four wafers 
whose etch-pit and decoration counts were averaged to yield the data in the last two 
columns of Table IV. 
TABLE I11 
EFFECT OF HC1 PRE-ETCHING ON 
SUBSEQUENT OXIDE DEFECT DENSITIES 
- 
Set 
Water Oxygen 
Wafer HCQ Pre- Temperature Conc. 
Precleaning treatment (Deg C) (Percent) 
Non-Ox I None 1 
Non-Ox None 
Non- Ox None 
Non-Ox 1 min 
Non-Ox 1 min 
Non-Ox min I 
Non-Ox 1 min 
Oxide 
Thickness 
(angstroms) 
Decoration 
Density 
(cm-2) 
0-3 CD c~ m I c - *  
~ ~ + w a r n ~ n  r l o o rl I ~ K I  a m  
1 . .  
0 0 0 0  0 0 0 0  0 0 0 0  0 0 0 0  
The results obtained a r e  generally superior to the best data previously obtained 
by HMO3 treatment (Figure 5 ) ,  with the exception of the f i rs t  value of se t  C. In se ts  
C, D,  and E the controls (in which the introduction of a f i rs t  thin oxide layer was 
omitted) consistently yielded lower defect densities, whereas the reverse is  true for 
se t  F in which the heat-soak period was increased to 16 hrs. These results appear 
to indicate a substrate surface redistribution process at  1180 C which is hindered by 
the presence of a thin oxide layer unless sufficient time is  allowed for the highly 
viscous accommodation by the oxide. In comparing the results of se ts  C and D the 
oxidative precleaning again is shown to be inferior to the HF lapping and appears to be 
sufficient reason for abandoning further work with the nitric acid pretreatment. 
Analysis of sets  E and F shows a slight improvement from a prolonged heat-soak, se t  
F being superior to all previous runs. Comparison of se ts  D and E indicate that a 
slow nitrogen flow ra te  results in fewer defects than the normal flow rates used 
&roughout the bulk of these investigations. An unidentified component of the nitrogen 
source may contribute to this effect. The relatively high defect densities from the 
control. runs of s e t  F, where the heat-soak was relatively prolonged, further suggests 
this possibility. In conclusion, it appears that treatments tending to promote greater 
smootl~ness of the substrate surfaces, a s  well a s  prolonged periods of equilibration 
to e ~ a n c e  initial oxide uniformity, may have an important bearing on the reduction 
of oxide defects. 
In continuing experiments all  wafers were precleaned by HF wiping, a s  described 
previously, and all were exposed to a five-minute treatment with four percent dry 
0 2  immediately prior to a 16-hour heat-soak in nitrogen. Process variables and 
resulting defect counts a r e  summarized in Table V. 
TABLE V 
EFFECTS OF HC1 PRETREATMENT AND HEAT-SOAK ON DEFECTS 
None I 40 
HCl  Pre- 
t r e a h e n t  
(M in g 
None 
None 8 0 
N2 Heat- 
Soak 
(Hrs) 
16 
Normal 
Oxidation 
Win) , 
10 
Oxide 
ickness 
ngstroms) 
2600 
Defects 
(cm-2) 
12.3 
A log plot of the f irst  three defect counts yields approximately 1 defect/cmZ 
when extrapolated to 10,000 A ,  which compares with results from Vendors B and C 
wafers grown to 10,000 A (see below). The second se t  of data, which includes a one- 
minute HC1 treatment prior  to the d r  O2 preoxidation, when similarly plotted yields 1 less than 0. I de&cts/cm2 at 10,000 . The effect of the HCl appears to be to cause 
a significantly higher defect decay ra te  with oxide thickness as  a result of reducing 
initial wafer surface irregularities. Increasing the HC1 treatment to two minauks 
produced a further reduction of defect densities as shown in Table V. 
The results a r e  clearly supgrior to those obtained with a shorter NCl prekreat- 
ment. Extrapolation to 10,000 A again yields a defect density of the order of 0, l/crnZ, 
This HC1 pretreatment, however, was distinctly less than optimum because it 
introduced clearly visible (at 100 X) etch pits in the wafers. Etch pit sizes lay in the 
micron and submicron range. A comparison of etch pit counts with defect comts 
revealed a distinct correlation as  shown in Table VI. 
The only anomalous results in this progression a r e  the ones starred.  This is  the 
f i rs t  known direct evidence that depressions in the silicon surface, in the micron 
and submicron range, give r i se  to subsequently grown oxide irregularities which are 
incapable of withstanding the compressive s t ress  introduced on cooling from the 
oxidation temperature. It is well known that vitreous silica is  remarkably resistant 
to compressive s t ress  but yields readily to tension and shear. The abrupt changes 
in oxide curvature caused by the etch pits introduce tension and shear vectors as  
resultants of the existing compressive s t ress .  
TABLE VI 
OXIDE DEFECTS AS A FUNCTION OF PREVIOUSLY INTRODUCED ETCH PITS 
Etch Pits 
Ultimate 
Defects 
(per wafer) 
Dielectric Defects - Vendor Survey 
Defect analyses of 10,000 oxides prepared by three manufacturers was 
performed for comparison with the Autonetics laboratory results obtained. The 
results obtained a r e  summarized in Table VII. 
The superiority of the Vendor A product is  clearly evident with 80 percent of the 
wafers having no defects at  all. A Vendor A Representative indicated to Autonetics 
that its oxidations were preceded by an HCl etch; no other vendor made this claim, 
In view of the results tabulated in the precedilig section of this report i t  seems likely 
that neither Vendor B nor Vendor C employ a pre-etch with HC1. The defect levels 
of the latter two manufacturers a r e  characteristic of those obtained on this program 
prior to the use of an HC1 etch. 
Allso of interest is the variation represented by Vendor C's lot number 3 ,  
indicating a lot-to-lot control problem. This is common to the entire lot, with a 
s tmdard deviation of rt 1.64 defects/cmZ (A46 percent). NASA centers would be well 
advised to require a test  wafer for defect analysis after the f irst  oxidation prior to 
purehasingplanar devices from a given lot. It also would seem prudent for manufac- 
turers to adopt some embodiment of the electrophoretic decoration test (as described 
in Appendlix A of this report) not only to inform themselves of lot-to-lot control 
problems but also of their standing with the oxide quality of other vendors. 
TABLE VII 
DEFECT LEVELS IN 10, OOOA OXIDES FROM VARIOUS SOURCES 
Dielectric Defects - Pilot Line Test 
Standard Rel-chip wafers were fabricated on the Autonetics pilot line by three 
process modifications designated as "Standard," "Interim," and "Experimental. " 
Each modification was represented by 18 wafers which additionally were divided 
into three pretreatment subgroups of six each comprising standard pretreatment, H F  
wiping, and HC1 pre-etching. Final window opening and metallization was omitted in 
five out of each se t  of six wafers and were defect counted by electrophoretic decoration, 
The sixth wafer was carried through metallization and electrically testeda for dielectric 
breakdown in the capacitor area  which was 0.008 in. x 0.008 in. x 1400 A thick, The 
wafers contained an average of 435 Rel-chip integrated circuits; all of the IC9s on eaeh 
of the five wafers of each group were defect counted. The results for eaeh process 
modification and each wafer pretreatment a r e  summarized in Table VIII. 
Histograms of the data a r e  presented in Appendix D. The information summarized 
in the f i rs t  histograms indicates a ITtighterTT distribution for the thin oxides of all 
wafers with a mode of 2 defects per wafer. The thick oxides show a greater spread 
on the average with a mode also at  2 defects per wafer. (The thick oxide area  is  
of course much larger than the thin oxide layer. ) Other histograms in Appendk D 
show the data for thin and thick oxides a s  a function of process and pretreatment. 
The thin oxide distribution by process show a considerable spread for the interim 
process and thus a possible out-of-control situation. There was also a considerable 
spread in all  of the thick oxide data. 
The data summary (average values) shown in Table VIII indicate no significant 
trends in thick or thin oxide defect density as a function of the variables examined. 
The adoditional pretreatments appear to have produced some improvement in the thin 
(1400 A) oxide produced by the "StandardT1 process but this relationship was reversed 
on the Interim and Experimental process. Both of the pretreatments were aceom- 
panied by increased defects on the thick oxides. It appears that more data a r e  needed 
in order to arr ive at  statistically significant conclusions. Other factors appeared to 
be present which confounded the data obtained. This is indicated in Figures 6 and 7 
which show respectively a random and nonrandom distribution of defects on two 
wafers examined. 
An attempt was made to compare these data with those previously obtained on 
this program for three vendo-r oxides. It woas necessary to extrapolate the data si2ce 
the pilot line oxides were 1400 and 14,000 A while the vendor oxides were 10,000 A. 
By use of the decay const'ants (slopes) for gurves B or  C in Figure 8 extrapolation 
would reveal that the pilot line thin oxides a r e  comparable with Vendors B and C 
while Vendor A is an order of magnitude better. Also the pilot line oxides were 
subjected to several thermal excursions not represented in the sample growth of the 
vendor oxide. 
The above results were substantiated by electrical tests on the metallized wafers. 
Among all capacitors tested not a single electrical breakdown was induced mderoan 
. applied potential of 100 v. In the present case this amounts to a field of 0 .07 v/A 
which is  about 70 percent of the breakdown strength of sound oxide and considerably 
higher than fields sustained in normal operation. 
TABLE VIII 
VARIATION O F  DEFECT DENSITIES WITH 
PROCESSING AND PRETREATMENTS 
-2 Thick oxide* (cm ) 1. 1 
Capacitor ** (em-2) 32.4 
Oxide step (em-1) 0. 10 
Interim 
Thick oxide (cm-2) 0.9 
Capacitor (em-2) 14. 8 
Oxide step (cm'l) 0.06 
Experimental 
Thick oxide (em-2) 
Capacitor (cm-2) 
Oxide step (cm-1) 
Pretreatment 
H F Wiping HCl Pre-etch 
Terms Used in Table 
Standard Pretreatment Standard Pilot Line cleansing of wafers prior 
to initial oxidation. (Solvent, HF "rinsey1 10 
percent dilution. ) 
HF Wiping Pretreatment HF experimental technique. (HF swabbing in 
transverse directions prior to initial oxidation. ) 
HCP Pre-etch Pretreatment HC1 experimental technique. (Pre-clean 
No. 1 followed by HC1 etching of wafer at  
oxidation temperature followed by immediate 
initial oxidation in same furnace. ) 
Figure 6 .  Test Wafer Showing Random Distribution of Dielectric Defects 

As observed in the past,  a substantial proportion (greater than 50 percent) of 
the total defects were situated along oxide steps. The linear d$nsities given in 
Table VII were derived only from the peripheries of the large capacitor regions, It 
was not determined whether these defects were actually on the step o r  possibly in a 
trough of extremely thin oxide believed to be a t  the base of the step. 
Discussion 
Figure 8 is a summary of the results  obtained, indicating the defect decay 
curves a s  a function of oxide thickness for four basic processes. Curve A represents 
initial wafer treatments a s  grown early in the program. Curves B and C a r e  sub- 
sequent improvements in t e rms  of reduced oxide defects (at low thickness) vs wafer 
surface pretreatments. 
A ser ies  of wafers were obtained from three different venqors for comparison 
purposes. The defects a r e  indicated in the graph a t  the 10,000 A level. It is believed 
that the superiority of vendor A is due to the utilization of a wafer pretreatment 
s imilar  to that developed on curve C (HC& vapor etch). 
A special program was also performed to test the developed wafer pretrmtment 
in an actual pilot line operation. The standard pilot line process was compared with 
two process modifications. The effect of wafer pretreatment on the final oxide 
integrit was a lso  evaluated. The data obtained a t  two oxide thicknesse: (1400 and . 
14,000 W ) using a test  pattern a r e  a lso  shown in Figure 1. The 14,000 A data is 
obviously much higher than any of the other results  obtained when extrapolated do 
comparable thicknesses. These data a r e  comparable, it is felt, since the oxide has 
been through several thermal cycles which will cause additional defects a s  determined 
previously on this program. 
0 
The 1400 A thickness, however, is a regrown a rea  and has seen fewer thermal  
excursions. These data appear to be comparable with the vendor oxide data except 
for  Vendor A, which i s  clearly superior. (In this comparison it is necessary to 
extrapolate using the same decay constant a s  either curve B o r  C. ) 
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SILICON OXIDE IMPURITY EFFECTS 
Microelectronic device reliability is often reduced through electrical instabilities 
associated with surface properties. Ionic impurities in the silicon dioxide passivatioa 
a r e  well known (Appendix L and Refs 1 , 2 , 3 )  to cause electrical parameter drifts dming 
device operation. These impurities can usually be traced to the processing chemicals 
from device fabrication. An incomplete understanding of the failure mechanisms exists 
because ordinary chemical analyses of these small area surfaces has been insdficient 
to detect low levels of impurities. The trend has been toward increased wage  of 
electrical o r  physical techniques to investigate the nature of these impurities, 
During this program an initial evaluation was made of some of the more recent 
and advanced techniques for potential use including solids mass  spectroscopy, Auger 
spectroscopy, ion microanalysis, and dielectric relaxation. Samples were obtaked 
from a well controlled in-house pilot line facility in terms of both test circuits used 
for process evaluations and wafers oxidized under various desired conditions, Also 
possible process origins of oxide impurities were analyzed. 
A brief description of the analytical techniques utilized is given below followed 
by a discussion of the results obtained on the various samples analyzed. 
Analyses Techniques Description 
C-V Measurements. - A widely used technique for the evaluation of oxide purity 
is capacitance versus voltage characteristics. The technique has been used on this 
program to give an initial characterization on various oxide samples. This method 
involves measurement of the oxide capacitance a s  the voltage across it is varied, A 
negative voltage is then applied to the metallization on top of the oxide which drives 
positive mobile ions toward the oxide surface. This voltage s t ress  is done at elevated 
temperatures to enable the ions to diffuse more readily. The sample is cooled and 
capacitance versus voltage data retaken. The shift AV in the resulting curve is 
relatable to the number of mobile charges in the(oxide since this component of the 
sample capacitance is the only one assumed to vary with this type of s t ress )  by the 
expression 
where: 
Q = ionic charge/unit area  
KO = dielectric constant 
eo = permittivity 
do = oxide thickness 
Solids Mass Spectroscopy. - In order to derive ions for subsequent separation 
and measurement, the solids mass  spectrometer uses an R F  spark for vaporization 
and ionization of the solid sample. The ion beam emitted is accelerated by slits and 
3 7 
tben passes though  an electrostatic field. The ion energy width is restricted 
by m e m s  of an energy defining slit. The ion beam then enters a magnetic field where 
it is dispersed. Finally each segment i s  focused at  the magnetic field exit in accord- 
ance with the mass-to-charge (m/e) ratio. 
The sensitivity of the solids mass spectrometer is dependent on the total number 
of ions reachbg the detector. This is related in a reproducible manner to the total 
n m b e r  of ions produced, which is also related to the amount of sample consumed by 
&be spark, The total number of ions arriving at  the detector (usually a photographic 
plate) is generally measured in terms of the number of coulombs collected by a charge 
collector near the detector. Analysis of solids for elemental consf;ituents can be 
generally performed with detection limits for essentially all elements a t  approximately 
$ 2 ~ 3  1 to  10 parts  per billion level. 
Problems inherent in this technique when applied to thin film layers (i. e. , Si02) 
involve the sample removal and penetration depth into the substrate. Techniques to- 
mini;mize these problems a r e  discussed in the following section. 
With an oxide layer 1500 k thick the detection limit of the mass  spectrometer 
(at 7'0 parts per billion) is 1.6 x 1015 atoms/cm3. As the thickness of the oxide layer 
gets smaller the detection limits increase appropriately. Thus with 1000i  thick 
oxide, the mass spectrometer detection limit becomes 2.4 x 1016 atoms/cm3. 
To get d t imate  sensitivity a fairly large surface area  is needed. The development 
of a spi ra l lhg spinning sample technique to minimize cra ter  depth and maximize 
swface  sample for the solids mass spectrometer markedly increases (20 - 50 times) 
the sensitivi$, In addition if only one o r  two elements a r e  of interest rather than 
the complete spectrum, the use of electrical detection ra ther  than the photographic 
plate can provide 100 times sensitivity increase. 
Ion Microanalyzer. - This instrument combines the operation of a mass 
spectrometer with that of an  ion emission microscope to measure the chemical dis- 
tribution of elements on a solid surface layer. Ion sputtering is used to produce 
secondary ions from the surface of the specimen. An electrostatic immersion lens 
is employed to extract the secondary ion beam and direct it through a special type of 
mass spectrometer. The mass spectrometer separates those secondary ions which 
a r e  "characteristic" of a given element o r  isotope and permits a "characteristicTf 
image of that element o r  isotope to be formed. The elementary ion images a r e  pro- 
jected onto an  image converter cathode which produces an equivalent electron image. 
The el8ieetron image may be displayed on a fluorescent screen o r  photographed similar 
to the way an image is observed with an electron microscope. The spatial resolution 
obtained is approximately one micron. Because all of the secondary ions do not leave 
the specimen with the same initial energy, to obtain high mass resolution, it is 
necessary to use a design permitting both momentum dispersion and energy filtering. 
The deflection of the beam in the magnetic analyzer provides the momentum filtering. 
Energy filtering is provided with an electrostatic mirror. After separating ions of 
selected momentum, the beam is directed onto an electrostatic mirror  which is 
adjusted to reflect only ions with an energy lower than a certain value, thus eliminating 
ions of higher energy. 
The analyzer system provides a mass  resolving power sufficient to resolve all 
the elements of the periodic table, for the type of ionization produced. This technique 
allows selective removal, by ion sputtering, of angstrom thick layers of material 
and thus eliminates o r  minimizes one of the problems associated with the solids mass  
spectrometer and electron probe microanalyzer. The resolution in depth of this q u i p -  
ment appears to be between 50 and 100 Angstroms. Because of this unique capability 
impurity o r  dopant profiles a s  a function of distance from the surface can be determined, 
Auger Electron Spectroscopy, - Auger electron spectroscopy is a recently 
developed technique for chemical analysis of solid surfaces. In this method, emllssion 
of Auger electrons i s  stimulated by bombarding the surface of a solid sample with an 
electron beam of about 3 kev energy. These incident electrons ionize atoms near the 
solid surface which decay to  the ground state either through an emission of X-rays or 
through ejection of an Auger electron. While Auger and X-ray processes compete, the  
Auger process generally dominates when the originally ionized level has energy less  
than about 2 kev. The Auger electron, exhibiting a n  energy determined by its pasent 
element, may escape into the vacuum without loss of energy, provided that i t  originates 
within a few Angstroms of the surface. In the  measured energy distributed over 4d.l 
electrons emitted from the surface, one can detect small peaks which correspond to 
Auger electrons. The location of these peaks in energy is easily related to the elements 
from which the Auger electrons originate, and thus provide a means of ehernieal 
analysis. 
Experience has shown that all  elements, except hydrogen and helium, can be detected 
in surface qoncentrations a s  small  a s  lo13/cm2. For  a typical Au e r  electron escape 5 depth of 10 A, this corresponds to a bulk concentration of 1 0 ~ ~ / c m  , o r  about 1000 ppm, 
The Auger technique differs from the X-ray microprobe technique in two different 
respects. The limited escapp depth of Auger electrons makes the method sensitive to a 
surface region only about 10 A in depth while the l a ~ g e  scape depth of X-rays makes 
the microprobe sensitive to a region about 10,000 A in depth. Also the dominance of 
Auger electron emission for  low energy ionized states makes the Auger technique very 
sensitiveto elements of low atomic numbers and theX-ray microprobe correspondir?g~y 
insensitive. 
Dielectric Relaxation. - A fundamental way of investigating dielectric materials 
is to  measure the relaxation properties of ionic impurities in the material (Ref 4)" In 
this technique an  alternating electric field is applied ac ross  the oxide and the dissipation 
factor is measured a s  a function of frequency and temperature since these two pararn- 
e ters  affect the motion of ionic impurities the most. For  a given temperature, one o r  
more  frequencies exist where the dissipation factor shows relative maxima, This is 
caused by ionic motion absorbing energy from the electric field since the dissipation 
factor is related to  the in-phase component of the charging current. For  the ionic 
impurities postulated to exist in thermally grown silicon dioxide this type of rnigr ;i? t" lgkn 
is associated with interfacial polarization caused by the space charge limited current 
when the ions pile up a t  the two oxide interfaces. Of the several polarizatior-a mecha- 
nisms possible in dielectric material interfacial polarization occurs a t  freq.uencies 
below about 10 KHz in general. 
Three different techniques, to  be described below, were  used to  investigate the 
dielectric relaxation behavior of oxide samples. Relative maxima were found in most 
of these which indicate mobile ions a r e  removing electrical energy from the applied 
field a t  particular frequencies. This data alone cannot identify the type of ionic impcrity, 
Further  samples were then contaminated with Na, F ,  Li, and K. Increased rnaxin-ta 
were  found for  the Na and F. Additional data a t  higher temperatures should be taken for  
the purpose of measuring activation energies for the relaxations. 
Flame Photometry. - A flame photometer is a device for  measuring the intensity 
of the energy emitted by elements when excitedin a flame. Since only a relatively small  
amount of enera- a s  compared to that in a spark o r  a r c  is available in the flame the 
elements fo not emit a large number of lines. It is necessary to keep the characteristics 
of the flame source constant throughout each ser ies  of measurements. This is accom- 
plished by careful regulation of the gas pressure  and ra te  of flow. 
C-V Analysis 
One type of oxide samples investigated were capacitors which were  part  of a tes t  
circuit used in Autoneties production of MOS circuitry gs shown in Figure 9. The two 
pads shown a r e  aluminum vacuum deposited over 1400 A of thermally grown silicon 
dioxide. One i s  a substrate capacitor on the n-type silicon while the second is a p-type 
diffused region The other active elements shown were not used on this program. The 
oxides were thermally grown silicon dioxide, usually grown wet, on (111) silicon with 
resistivities between 6 and 10 ohm cm. Dopants were either phosphorus o r  boron in 
diffused regions. The capacitance-voltage measurements were made with the method 
shown in Figure 10. Usually the 100 KHz LC meter  was se t  for  full scale deflection of 
30 x 10-12 farads, the ramp generator a t  -14 volts and increased a t  1 volt pe r  sec. 
Figure 11 shows the characteristics of a control sample before and after  stressing. 
Here the s t r e s ses  shown produced recovery curves which did not exactly duplicate the 
initial values, This implies the redistribution of impurities does not return to  the 
initial one although the difference is usually small. 
Over 100 MOS structures were  examined for  test samples. Since they were 
obtained from a well controlled process line it was necessary to  seek degraded samples 
on which further analysis could be performed to detect and identify process impurities. 
Those found to have the largest  AV shifts were  chosen for  further study. It is of inter- 
es t  to note the large spread in capacitance-voltage characteristics of these devices 
because they usually came f rom the same process lot and thus were exposed to  the same 
process steps. Figure 11 shows a plot of typical capacitance characteristics. In general 
the s t r e s s  shifts and recovery behavior showed the presence of about 10' l2 charges/cm3. 
Figure 9. MOS Circuitry 
I Y -INPUT X-INPUT I 
Figure 10. Capacitance - Voltage Test Method 
I I 1 I I I 1 
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Figure 11. C-V Curve Before and After Initial Stressing 
Ion Microanalyzer Results 
Consolidated Electrodynamics Corporation (CE C) , Monrovia, California was 
visited to obtain analytical data using the Cameca ion emission microanalyzer. Two 
of the test  devices were selected for analysis. One of the devices was "stableff and 
the o t h r  "unstable" in terms of FET transistor threshold voltage drift and C-V voltage 
shift gun capacitor areas obtained in the previous section. 
The table below shows comparative ion microanalyzer data obtained on both the 
f'stable" and the "unstablef1 device. A 5 micron diameter area was fletchedfl through 
the specified capacitor area usin the ion sputtering process. Approximately 5 10, 000 8 of aluminum and 1,500 of silicon dioxide were removed. The data indicates 
signifi~cantly higher amounts of Cu, Li, K, and Na in the unstable device metallization 
and oxide than in the stable device. The data also indicates the possibility that the 
source of the oxide contamination could be the deposited aluminum. 
TABLE I X. ION MICROANALYZER DATA* ON REL CHIPS 
*(Relative Data-Peak Height Units) I 
Dielectric Relaxation Analysis 
Investigation of dielectric energy loss phenomena involves the measurement of the 
dissipation factor a t  various frequencies of the applied electric field. Maxima found 
can be shifted by changes in the sample temperature so that an activation energy can 
be associated with the interfacial polarization if it is thermally activated (Ref 5). 
Three different procedures were used to measure for ionic relaxation in silicon dioxide. 
The first  employed a commercial bridge, the second a lock-in amplifier and the third 
with a simple oscilloscope. The test chamber shown in Figure 12 held both devices 
and wafers. When sealed, the atmosphere was dry nitrogen with through-electrical 
connections used for interior heating elements and readings on either the control or  
test sample. 
The first  method employed a General Radio 1620A Capacitance Bridge as shown 
in Figure 13. This instrument has eleven fixed frequencies between 20 Hz and 20 KHz. 
It is a transformer ratio a rm brid e which measures capacitances down to 10-5 pico- f farad and dissipation factor to 10- . It was found necessary to use a General Radio 
model 202A function generator to scan more frequencies because dielectric relaxation 
maxima occur at various frequencies. This method proved to be slow since the bridge 
had to be rebalanced at each frequency and was limited by the instrument to a maxi- 
mum potential of 30 volts per  kilohertz output. (The larger the electric field the 
easier it  is to detect ionic migration effects. ) Some maxima were detected on both 
wafer oxides and MOS structures. Identification of the impurities involved was made 
indirectly by intentional contamination of additional samples. Sodium and fluorine 
Figure 12. Test Chamber for Dielectric Relaxation Experiments 
Figure 13, Test Equiipmernt for Dielectric Relaxation Experiment 
appeared lto increase the relative maxima. Additional data a t  higher temperatures 
could be used to calculate activation energies associated with frequency shifts of these 
maxima. (Impurity identification in this way would be more  accurate. ) 
In the second method an HR8 Lock-in Amplifier was used to  apply a signal ac ross  
the oxide and measure the fraction returned. The HR8 Lock-in Amplifier is essen- 
tially a detection system capable of operating with an  extremely narrow equivalent 
noise banclwidth* Its function is to select a band of frequency from a signal spectrum 
applied to i ts  input circuit and convert the information to  an  equivalent dc. The basic 
element of a Lock-in Amplifier is a phase-sensitive detector in which the signal voltage 
is mixed with a reference voltage. A zero  degree phase angle was selected to return 
the resistive component of the applied signal. The signal applied to  the device, a s  
shown in Figure 14, was the same for all  comparative readings and was approximately 
500 MV rms.  This provided an output of 9.90 V dc when applied directly to  the detector. 
This same signal was then placed in ser ies  with the sample under study. The signal 
that was  then applied to the detector was the rat io of loss due to  dissipation a s  com- 
pared to 9 - 9 0  V dc. A ser ies  of reference frequencies were used a t  25 Hz intervals 
from 500 do 2000 Hz. Plots were  then made of this dissipation vs frequency. The 
initial study used three wafers. One device was contaminated with sodium, one con- 
taminated with boron, and one was used a s  a control. These devices were placed on 
a hot block a t  1 2 3 ~ ~  in a dry nitrogen atmosphere. 
IDE 
Figure 14. HR8 Lock-In Amplifier - Sample Chamber 
Examination of graphical plots of dissipation factor versus frequency showed 
several small maxima that could be caused by ions migrating in the oxide. However, 
this data was not repeatable with confidence and further analysis using this technique 
was not performed. It is felt that the capacitance of the connection wiring and 
inherent noise outside the HR8 prevented accurate detection of the return signal a s  
the frequency range was scanned. 
The third method investigated consisted of putting the oxide capacitor in se r i e s  
with a larger  capacitor and applying the alternating current across  the combination. 
Then the two voltages were  connected to the horizontal and vertical inputs of an  
oscilloscope a s  shown in Figure 15, With vertical and horizontal amplitudes equal the 
pattern is an ellipse with its major axis  a t  45 degrees. Measurement of the ratio of 
the major to minor axes was then used to compute the dissipation factor through 
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Figure 15. Loop Test Diagram 
formulas given in Reference (6). This loop technique has the advantages of working at 
frequencies below 10 Hz and also being relatively simple. A major factor that has 
probably prevented dielectric relaxation measurements in silicon dioxide by others is 
the general need for  special low frequency bridges and very accurate reference 
capacitors. Data taken with this method went to a s  low a s  0.01 Hz. 
In developing the loop method, four of the previously discussed MOS tes t  devices 
were obtained from in-house manufacturing. Initial capacitance vs voltage curves were 
taken on these four devices to ascertain their characteristics. All four samples showed 
a AV shift indicative of ionic migration. 
The lids were  removed from the devices and three of the oxides contaminated by 
f i r s t  scribing a small a rea  of the aluminumoxidepad and then placing a drop of chemical 
solution on these areas.  The chemicals wereNHqHF2, Na2S04, and LiN83 a t  oine mole 
solution each. The samples were heated for 48 hours a t  200 C. 6 - V  curves were  
retaken-which showed the F and Na contaminated samples still exhibited 6 - V  charaeteristies.  
These two samples and the control sample were  measured for dielectric 
relaxations using the loop method. Each of the samples was placed in the environme~?bl 
chamber and subjected to  the following test. 
1. The environmental chamber temperature was se t  a t  23 C. 
2. Decade capacitor was set for 0.39 microfarad. 
3. The functional generator was se t  for a sine wave with maximum amplitude, 
and a frequency range of 0.01 Hz to 1 KHz used. 
4, The vertical and horizontal amplification on the oscilloscope were adjusted 
to make the respective amplitudes a s  displayed on the oscilloscope equal for  
each frequency. The data was then recorded by means of photography. 
Dissipation factor measurements were taken on the sodium, fluorine and coptrol 
samples a t  room temperature and a t  frequencies between 0.01 and 1000 Hz. Above 
10 Hz the curves exhibited the same characteristics. The samples were then stressed 
again a t  200 C with -6 volts for 10 hours. Dissipation factors were remeasured a t  
23 C and also a t  115 C. The sodium sample was electrically damaged so the results 
shown in Figure 16 a r e  for the control and fluorine samples. Figure 16 shows the 
data b e h e e n  0.01 and 1.0 Hz where it is seen that the contaminated sample passed 
through a low frequency maximum while the control sample did not. 
In summary the technique of measuring the dissipation factor behavior may be 
w e f d  for either wafer o r  device oxides. Several maxima were detected using both 
the bridge method and the loop method although an identification of the ionic impurity 
involved could onlv be correlated with contaminated samples. The loop method was 
found to be the easiest to perform and also permitted measurements down to 0.01 Hz. 
This low frequency range is needed to detect impurity migration around room temper- 
ature. Results presented here show the feasability of this technique but further 
development particularly at higher temperatures is desirable. 
Solids Mass Spectrometer Analysis 
Several silicon wafers with thermal oxides were prepared for analysis a s  defined 
in Table X, Photoresist operations were not included in preparation of these initial 
samples, Wafer "B" simulates the MOS gate oxide; sample llE1l is initial oxide. Sample 
"'AqP omits the processing steps after phosphorous deposit. 
The analysis data reported in Table XI was obtained using a CEC Model 21-110 
solids mass spectrometer. In order to maximize the sampling of oxide and minimize 
the sampling of silicon, successive small pulses of RF energy (sparks) were applied 
to different areas of the surface of the wafer. Under these conditions the average 
sampling depth was approximately 1 . 5 ~ .  The technique of using many short duration 
sparks over the surface is somewhat time consuming, and it is difficult to use suffi- 
cient sample to obtain the usual sensitivity of 1 to 10 parts per billion. For example 
in the samples reported, only 10-8 coulombs were collected and the detection limit of 
s o d i m  was 70 parts per billion atomic. The detection limits a r e  sufficiently low how- 
ever to show measurable impurities in many of the oxides examined a s  the subsequent data 
will show. 
Referring to Table XI, it appears that in Sample B (simulated gate oxide), the 
h e a ~ e s t  contamination aside from carbon and fluorine, was lithium. The data reported 
under Sample B, surface, represent the impurities found to a depth of 1.5 pm. Since 
the oxide thickness was approximately 0.15 pm thick, a 10 fold dilution of the oxide 
impurities was obtained. Sample B bulk covers impurities extending 10 to 12 pm into 
the  underlying silicon. Samples A bulk and E bulk oover impurities extending entirely 
through the wafers, including the back surface. This probably accounts for the 
obser~ved increase in impurities reported in these two columns. 

Samples: A, surface; B, surface; and E, surface cover essentially the grown 
oxide with slight penetration into the silicon substrate. The amount of F e  reported 
under samples B and E is close to the detection.limit; therefore, this datum is 
probably not significant. The lithium level in the oxide of Sample B is significantly 
higher than either A o r  E. 
1 In order to test  the process for possible introduction of lithium during Step 4, * 
I a new set  of samples were fabricated and analyzed using an initial oxide (E), simulated 
gate oxide (Ell), and a simulated gate oxide omitting the phosphorus deposit (B2): 
Lithium was not detected in any of these samples a s  shown in TableXI. 
The highest sodium level (2.6 ppm) was found in the simulated gate oxide (B1) of 
the new samples. The sodium level was significantly lower in the initial oxides (E) of 
both groups, The sodium level was also significantly lower in B2 (without phosphorus) 
a s  compared to  B1. This is an unexpected result a s  the phosphorus has "gettering" and 
barr ier  p r o p e r ~ e s  (Ref 7) which, when coupled with use of the buffered etch to remove 
the high concentration phosphorous layer in the oxide, should reduce the total amount 
of sodium. Sample B2 was prepared in the same manner a s  B1 except that the phos- 
phorus deposition was omitted. It should also be noted that sample B1 which has the 
phosphorus deposit and buffered etch had a residual of 130 ppm phosphorus. Because 
of the high sodium content and high phosphorus content of this sample, it appears 
that the phosphorus along with the "gettered" sodium was incompletely removed by 
the buffered etch. ** 
With the exception of the Table.XI Sample E (where the penetration of the test 
probe extended through to the back surface of the wafer), the sodium level in the 
silicon was lower than that of the oxide; indicating that the silicon is not a significant 
1 sowce  of sodium. *** Most other impurities were also found to be lower in the bulk / silicon than in the oxides. 
Sample E (TableXI) had the lowest level of contamination except for carbon 
which may have been introduced by the solvents used for cleaning of the wafers. 
The TableXII samples consisted of two wafers of each type (B1, B2, E). Of 
each type, one half wafer was utilized in the solids mass spectrometer analysis 
and two half wafers were used for MOS capacitance-voltage s t ress  analysis. These 
half wafers were prepared by evaporating aluminum electrodes = 0.030" dia. onto 
the oxide surfaces. The wafers were then heat treated in a nitrogen atmosphere for  
10 minutes at 540°C. 
"Phosphorus Deposition 
**The C-a7 s t ress  data indicates that B2 had a much larger shift in VFB than B1 
although B1 was substantially more contaminated. It is possible that the 30 ppm 
of phosphorus remaining in B1 tended to stabilize the contaminants. The effec- 
tive concentration of phosphorus necessary for device stability, however, 
remains to be established. 
***This is in agreement with reported low solubility of sodium in silicon8. 
Several of the MOS capacitors from each half wafer were used to obtahpre- 
s t ress  data. A Boonton Capacitance-Inductance Meter Model 71A-R( 1 1MIIz) was 
used in conjunction with an adjustable DC power supply. 
Many of the MOS capacitors on wafers B1 and B2 'Isroke downw on initial C-V 
test. The cause of the breakdown is not well understood; however, oxide defects 
could account for excessive leakage currents in the MOS capacitors. MOS capacitors 
which were stable initially, were stressed at 2850C with positive bias. The results 
are  as follows: 
AVFB After 
Wafer Oxide Initial AVFB After an Additional 
Number Thickness V~~ 30 min. Bias - 60 min. Bias -
The stressing and testing of these capacitors has been continued, however the 
shift in VFB has not saturated. The MOS capacitors on B and B2, which eAibited 
good characteristics initially, also exhibited excessive lea k age after stressing. 
(Samples B1 and B2 'Isroke downu during the third hour of bias temperature stress.)  
The VFB for Sample E did not stabilize with continued bias temperature s t ress ;  
however, no '%reakdownV of the oxide was evident. 
The surface concentrations of the significant impurities a re  listed in Table XIII, 
These data indicate that a number of impurities are present in surface concentrations 
much greater than the approximate 1010 c c 2  quantity which i s  the calculated amount 
necessary based on charge considerations for stress shifting the flat band voltage 
by 0.1 volt. It has been shown that phosphorus prevents sodium ion mobility. From 
a chemical viewpoint it i s  difficult to understand why all sodium in the oxide does not 
contribute to the stressed flat band voltage shift (in the absence of phosphorus), 
Since in even very pure oxides the sodium level exceeds the calculated sodium level 
allowed based on charge, the sodium (and presumably other cations also) present must 
be immobilized by phosphorus . It therefore might be anticipated that the sodiurn- 
phosphorus ratio is of utmost importance. 
Rotating Disc Technique Development and Evaluation. - A JMS OlB(M) mass 
spectrometer was used to develop an improved technique for sample removal jin order 
to increase sample size and minimize depth of penetration. 
Hickman and Sandler have reported the use of the point to rotating plane tech- 
nique (Ref 9). Their work only sampled a very limited amount of the surface. Ma'hm 
(Ref 10) employs the "slow plow" technique of point to slowly translating plane, and 
penetrates fa r  into the substrate. Neither of these techniques permit the rapid coverage 
Use or  disclosure of data i s  subject to the 
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TABLE XI 
ANALYSIS O F  SILICON - SILICON OXIDE WAFERS BY SOLIDS 
MASS SPECTROMETRY 
Element 
TABLE XI1 
ANALYSIS OF SILICON - SILICON 0.XIDE WAFERS BY SOLIDS 
MASS SPECTROMETRY 
(Concentrations in parts per million atomic) 
Detection Sample B 1 Sample B2 Sample E 
Limit Surface Bulk Surface Bulk Surface Bulk 
(with phosphorous) (no phosphorous) 
0.3 200 35 270 22 44 57 
0.3 7.4 0.7 13 0.7 1.0 0.5 
0.07 2.6 ND 0.55 0.1 0.1 0.1 
0.3 2.5 ND 1.9 ND 0.5 ND 
0.3 3.8 0.5 0.5 0.5 0.3 0.3 
0.3 13 0 7.0 3.6 2.1 ND 0.5 
0.3 0.5 ND 0.5 ND 0.5 ND 
0.1 2.7 ND 0.52 0.2 0.2 ND 
0.2 0.3 ND 0.3 0.3 1.8 0.3 
0.5 - - - - - - 
0.2 - - - - - - 
0.5 5.9 ND 2.0 ND 0.5 ND 
TABLE XI11 
SURFACE CONCENTRATIONS OF IMPURITIES IN PROCESSED-OXIDES 
Impurity Surface Concentration atoms ernw2 
Sample B1 Sample B2 
F 2.5 x l0l3 4.4 x 1013 
of substmtidly the entire surface of a &con wafer a s  dictated by our thin layer and 
sensitivity requirements. The system to be described has fulCy met the requirements 
and is best divided into two parts: the source and the electrical control system. 
Source, - The JEOL-JMS 01B R F  spark source mass  spectrometer incorporates 
the very desirable feature of completely interchangeable source systems. Thus by 
simply releasing the source vacuum, everything between the spark accelerating voltage 
contacts, and the primary slit may be interchanged. Typical source turnaround time 
from breaking vacuum to sparking the new sample is ten minutes. 
The source provides separate rotary and translatory motion systems which, 
when operated simultaneously, cause the stationary counter electrode to generate a 
spiral spark path on the sample. The external motor and gear system drives the 
eccentric bellows-type rotary feed through. Within the evacuated area,  anti-backlash 
bevel gears drive a precision made lead screw having a 10-32-60° threaded. The 
selection of 304 stainless steel for the carriage body and hardened 17-4 stainless 
steel for the ways reduced galling to a point where thorough burnishing with dry 
MoS2 eliminated the problem. Each revolution of the drive motor translates the 
carriage .031 inch and the motor speed is dial adjustable from 1/2 to 120 rpm giving 
a translation speed range from .016 to 3.72 inches per minute. Other speed ranges 
a r e  easily obtained by interchange of drive gears  or  even motor change. The manu- 
facturer provides a wide range of speeds in completely interchangeable motors. 
External parts  and rotary feed through a r e  similar to the translation system, 
but have a different speed range. Due to the carriage movement, an elastic belt type 
drive was selected to transfer rotational power to the sample spindle. A single 
BuNa-N "0" ring has been in use as a belt for several months with no signs of 
impending failure. Rotational speeds over a 1:500 range may be dial selected, the 
external gear ratio may be changed, o r  the internal pulley ratio altered to produce 
speeds from 3000 rpm to imperceptable movement. 
The sample pedestal is mounted on 1-7/8 in. long, 3/8 in. diameter alumina 
shaft. The electrical insulation properties of this shaft have proven completely 
satisfactory. An interim shaft of micarta, however, suffered an internal electrical 
breakdown after a few hours use. 
The alumina shaft has two precision ground bearing journal on which the dry 
MoS2 lubricated ball bearings a r e  placed with a light push fit. To provide for replace- 
able sample pedestals while maintaining water surface runout specifications of 0.001" 
was a difficult design problem. The shaft thread was specified undersize and is only 
used to hold the pedestal on the two precise journals a t  either end of the thread. The 
flat on the spindle top acts  a s  the end stop. Rotation direction is selected to continu- 
ously tighten the joint. Electrical contact to the copper pedestal is through two 
spring wire contacts riding in an external groove. 
The counter-electrode holder is a simple clamp end a r m  attached through a 
bellows to an external micrometer. The system provides 3/16" of movement to 
compensate for fine wire electrode consumption during an analysis. 
Electrical Control System. - A short period of unsatisfactory manual operation 
rapidly established the need for a coordinating control system. A micro switch 
operated in a cam on the translation drive shaft advances the stepping relay one con- 
tact for each 0 .031  in. of X movement. The total number of steps may be preselected 
to limit sparking to a desired band. There a r e  a total of 36 steps available while 
only 33 are  necessary to cover an entire 2 in. diameter wafer. The pulse start  switch 
and repetition rate circuits of the mass  spectrometer have been connected to the 
control system. Reduction in surface velocity as  the spiral proceeds toward the 
center requires a constant change in spark pulse repetition rate. This i s  accomplished 
with a second stepping relay which, operating in consort with the counting relay, . 
changes condensers with each step. The condenser values were empirically deter- 
mined to permit approximate constant pulse separation. 
The stepping relay may be pre-advanced to any step with a manual push button. 
When the operate button is depressed, a multi contact control relay is energized, This 
relay simultaneously energizes the rotational and translational motors, closes the 
pulse s t a r t  switch, and energizes the micro switch operated stepping relay circuits, 
The sparking proceeds automatically (except for manual counter-electrode move- 
ment); changing pulse repetition rate each 0 .031  in. of radial movement until the 
preset number of steps have been completed. When the stepping relay reaches that 
particular contact, the holding circuit of the control relay is opened. This causes 
a cessation of all movement and sparking and the run is ended. A stop switch is pro- 
vided to allow operator interruption of the run a t  any time. 
Operational Experience. - Several counter electrode materials have been tried 
including gold, tungsten, and tantalum. Fine wires would be the natural choice, but 
the erosion rate of 0.002 to 0.006 inch diameter wires was too large for satisfactory 
spark gap maintenance. Thus, larger  wire such a s  0.025 inch gold has been pointed 
for use. The large wire appears to rapidly absorb the spark generated heat and pro- 
tect the point from meeting. 
Many combinations of rotational and translational speeds have been used in an 
attempt to entirely cover the surface of the wafer. When speeds were selected to just 
overlap the spark cra ters  in a continuous spiral pattern, the heat transferred to the 
wafer caused kacture  in a large number of cases. At present the best compromise 
seems to be a rapidly rotating wafer (2000 rpm), an initial spark rate of 3 IMz and a 
slow translation rate of 0.031 in./min. In this case the entire wafer is covered with 
a random overlap of spark craters.  The heat is well distributed and wafer breakage 
is minimal. 
Calibration experiments present problems due to the extremely small quantities 
of material involved (1012 atoms Na = 4 x 10-11 grams). Experiments involving the 
doping of the surface of a wafer with radioactive sodium 22 show that 50 to 70% of the 
radioactivity is removed during a single sparking pass. These data would be expected 
to be similar to those obtained in future work where the sodium will be diffused into 
the surface. Contamination of the 22 a.m. u. line by co2+' abd s~o", both of which 
were unresolved from the ~ a ~ ~ ,  precluded plate calibration during the experiment. 
Calibration with LiCl indicated a detection limit between 10" and 1012 atoms. 
The lithium 7 line was well resolved from the silicon 28 ++++ and the nitrogen 14". 
Many survey type runs have been made on silicon wafers with and without oxide 
coatings, Crater  de ths appear to be in the 6 to 7 x 103 A range on silicon surfaces LP and from 1 to 3 x 10 2 in silicon oxide surfaces. Profilometer data indicates avol- 
cano type ring of melted material surrounding the crater. These rings protrude as  
much as  I x l o 4  8 above the surface. The rapid rotation - slow translation technique 
exposes these peaks to preferential sparking and thus may respark the same surface 
material several times resulting in better surface consumption. The 50-70% data 
from the radioactive sodium experiment was obtained under these conditions. 
Wafer cleaning prior to sparking has proven to be a major problem in the 
determination of sodium surface contamination. Typical solvent cleaning in water 
foilowed by vapor phase cleaning in acetone produced wafers indicating 1013 to 1015 
atoms of sodium. When a preliminary physical surface scrubbing with a cotton swab 
in water was added, sodium levels fell to the 1012 level. Hydrocarbon contamination 
is always present and lines at most common C-H combinations such a s  C, CH, CH2, 
CH3, C2R3, etc. a re  present in large quantities. These may originate in mass 
spectrometer contamination o r  may be from the wafer. Since pure metal-metal runs 
skill show some similar  contamination lines, these have been dismissed for the present 
as  instrumental contamination. Water is another ubiquitous contaminant and the spectra 
always includes the 17 and 18 a.m.u. lines. 
Auger Electron Analyses 
Silicon dioxide samples were specially prepared for  Auger elec tmn  
spectroscopy. Oxides were thermally grown on six wafers by a dry (5 minute), wet 
(3.5 hours), and dry (1 hour) process resulting in a 17,000 8 initial thickness. The 
oxides were etched back using a buffered HI? solution to a measured 8,000 .8 thickness, 
These steps parallel those of an MOS process lin a t  Autonetics. Aluminalm capacitor 
e( pads were constructed by vacuum depositing 400 onto a 50 mil by 50 mi8 area,  A 
second s t r ip  deposition of 6000 8 ,overlapped the pad to permit  electrical contacts for 
capacitance voltage measurements. The AV shifts measured corresponded to a '  
mobile charge density of 1012. The samples were s t ressed  a t  6 volts for 24 hours to 
move the postulated positive ions to the top of the oxide for Auger analysis. One wafer. 
was then placed in the Auger spectrometer and the A1 removed by the controlled Ar 
sputtering. At the point where the Si02 laver  was lust becoming exposed (where a Si 
Auger peak was f i r s t  detected), the surface was carefully analyzed fo r  akahi impurities, 
No alk-ali impurities were detected which means they were in concentrations less  
than 1020/cm3 near the surface. Even if all the positive charges initial1 in the oxide 
1ir were driven to the interface, the concentration may have been below 10 /cm2 which 
is  likely below the limit of detection. Another likely possibility is  that sputterirrg did 
not expose the interface uniformly so  that the average concentration over the cross-  
sectional a r e a  of the incident beam (0.1 mm2) was much l e s s  than that immediately 
a t  the interface. In any case,  ]inability to detect impurities in this sample suggests 
that Auger spectroscopy is  not sufficiently sensitive to detect t race a lkd i  impurities 
in a normally grown silicon dioxide layer. 
Flame Photome try 
Since the effect of sodium contamination in causing device instability is so well docu- 
mented, a program to trace possible sources of sodium contamination using new 
sensitive flame photometric techniques was undertaken. Chemicals for analiysis were 
taken in an  "as receivedn condition in the original containers. Some materials were 
also taken from a MOS pilot line in a TTusedv condition; these included: 
Oxide (hot) etch (a solution of NH4F:HF, 5 :) 
lfChromictl cleaning solution (H S04:Cr0 approximately 50:l) 
Aluminum etch (80% H3P04, 5 # ~ ~ 0 ~ ,  5% HAC, 10% HZO) 
Aluminum metal button (from E-Beam evaporator) 
In addition, a sample of deionized water from a running tap was obtahed,  
Table XIV groups the analyzed materials in order  of decreasing sodium eontent, 
The contamination found in the ttchromic" cleaning solution i s  due to the sodium 
concentration of the Cr03 and H2SO4. The largest  source of sodium contamination 
in the aluminum etch is  the H3P04. The Shipley developers and res is t s  a r e  dl 
high in sodium. An experimental Shipley developer, AZ-6807-1-XP ("Free of 
Metallic Ions") is, unfortunately, also in the high-sodium content category. It  should 
be  noted, however, that the sodium content of the experimental Shipley developer i s  
1000 to 4000 times l e s s  than the standard Shipley developer. The DI water had the 
lowest sodium level (1.5 ppb) of all the materials tested. 
Depending on the source of contamination and treatment after contamination, it 
may be possible to remove sodium from the surface of the oxides by HF and/or 
distilled water treatments. 
Alternatives to the "chromic~ cleaning solution having less sodium contamination 
should be considered. A sodium-free aluminum etch would also be very desirable. 
Discussion 
The cursory evaluations made of the analytical techniques described 
indicate that the ion microanalyzer could be of greatest potential used in the 
analysis s f  silicon oxide impurities. (Unfortunately only brief courtesy data cok@d 
be obtahed since the instrument available at CEC for demonstration purposes was 
utilized, ) Significant problems were detected in the use of both the solids mass spec- 
trometer and the Auger electron spectroscope which enhance the advantages of the 
ion microanalyzer. Primary solids mass spectrometer difficulties resulted in the 
sample removal process required. Even with the spinning disc method significant 
penetration through the oxide existed and thus assumptions must be made about the 
concentration of impurities in the oxide. Also the use of whole wafers for analysis 
precludes the evaluation of local failures and/or device areas. 
The Auger technique eliminates the depth penetration problem but requires 
s&stantial impurity concentrations in the 100 2 region near the surface being analyzed. 
It is  recommended that any future work be oriented toward a full scale evaluation of 
the ion microanalyzer. 
TABLE XIV. 
SODIUM CONTENT OF PROCESSING CHEMICALS 
Sodium Content I Reagent 
High (>I, 000 ppb Na) 
Medium (250-1,000 ppb Na) 
Low (50-250 ppb Na) 
Very low (<50 ppb Na) 
CrO3, POCl3, H3P04, Aluminum etch 
AZ 111, AZ 6807-1-XP, AZ 303A, 
AZ 303B, AZ 1350A 
HNO3, H2SO4, Chromic "A, " 
Chromic "By " KTFR 
HF, NH4F, Oxide (hot) etch, 
isopropyl alcohol, BBr3 
Acetic acid, acetone 
Trichloroethylene, KMER Developer, 
KMER Thinner, D. I. H20. 

MISCELLANEOUS TECHNI CAL PROGRAMS 
Inversion Model Investigation 
The objectives of this investigation were to employ isotopic t racers  to determine 
the contribution of mobile positive ions to inversion and to use EPR spectrometry to 
discover whether oxygen vacancies a re  present and potentially able to participate in 
inversion. At the time the original proposal was prepared no definitive ewerimental 
evidence existed capable of distinguishing between the positive ion model and the 
oxygen vacancy model. It was believed that more exact knowledge of the mobile species 
causing inversion would provide a basis for  a solution to the inversion problem. 
Subsequently a number of investigators demonstrated electromigration of sodium ions 
through oxide layers, to y;ield devices more resistant to inversion. The general 
improvements due to sodium control made logical a decreasing emphasis in this area  
on Contract NAS12-4. The following results have been accomplished on this program 
and were presented at  an Electrochemical Society meeting (Appendix E)  in 11966. 
Entrapment of hydrogen in thermal oxide grown in a moist ambient was  
demonstrated by using tritium tracer of 1000 millicuries/gram specific activity in 
the process gas and counting the weak beta activities in the resulting oxide samples. 
The oxides were found to contain approximately 1017 atoms of hydrogen/em3 oxide, 
The oxide beta activities were stable over a long period of time, showing little or 
no tendency to exchange with atmospheric water. A la ter  experiment by Bur e s s  and 5 Fowkes using amuch lower specific activity gave a value of 1020 H atoms/cm , a 
result that was  found to be experimentally unrepeatable on Contract NAS 124. The 
essential objective of the investigation was achieved, however, and later  sub- 
stantiated by the work of others. Hofstein (ref.11) has since demonstrated the con- 
tribution of hydrogen ions to drift instability in MOS devices. 
Sodium ion occurrence in the oxide was investigated by neutron activation 
analysis of specimens from the tritium t racer  runs. Sodium levels in the range of 
1018 atoms/cm3 were found. This result was  in substantial agreement with those 
of Carlson, and others, and the investigation was closed. 
Deuterated planar transistors were selected for inversion study with the initial 
intention of detecting electrochemically liberated deuterium in the package arnbient by 
mass  spectrometry. A positive result would implicate hydrogen ion transport in 
inversion. Following the availability of the tritium tracer results, however, calcula- 
tions showed that the available deuterium, even if completely freed, would be beyond 
the limit of mass  spectrometric detection. The deuterated transistors then were 
investigated through their activation energies of recovery from inversion. A 
difference between them and comparable hydrated transis tors again would indicate 
hydrogen ion participation. An apparent difference between the two se ts  of trm-.  
s istors indeed was  observed initially but was not substantiated in later  experiments 
because repeated inversions and deinversions produced changes in the activation 
energies. Although the original objective was  thereby thwarted the changes observed 
were in the direction of increasing inversion resistance and led to a proposed process 
innovation of "inversion hardening" by thermal and bias cycling (Appendix F), later  
published as Tech Brief 67-10176. The activity in this a r ea  was  terminated with 
the achievement of this result. 
The electron paramagnetic resonance experiments were performed on thermally 
grown silicon dioxide to investigate the oxygen vacancy model. Resonance data were 
taken on many samples grown wet o r  dry  under varying conditions of temperature, 
ambient, and chemical contamination. Three resonance signals were  detected from 
these oxides. One was from hydrogen entrapment and another from a possible 
electrode reaction between aluminum and the oxide that has been postulated to 
generate oxygen vacancies by Burkhardt a t  IBM. The third signal was shown to be 
related to both sodium and fluorine retention in the oxide. A detailed report  of this 
work is given in Appendix G. 
A further accomplishment in this a r e a  of effort was the preparation and 
delivery of a paper on the subject a t  the American Physical Society Summer Meeting, 
Seattle, WasEngton, 31 August to 2 September, 1967. 
Failure Mechanisms Associated with Packaging 
The bulk of the work in this a r e a  was directed toward an evaluation of the effects 
of hydrogen ambients on the performance of integrated'circuits, partly because of 
var ious ,  and sometimes conflicting, reports  of such effects and partly because 
analytical results  at Autonetics frequently have disclosed the presence of hydrogen in 
integrated curcuit packages. However, a significant degradative effect due to hydrogen 
was found, and efforts to induce such an effect were abandoned. A further  result  of this 
program was a thermodynamic analysis of ambient gas effects (Appendix H) on materials 
normally present in packaged devices which corroborated the above results  with respect 
to hydrogen interaction with silicon, silicon dioxide, aluminum, and aluminum oxide. 
Nonuniform Diffusion Doping 
The objective of this investigation was to determine whether incomplete mixing 
of input gas eompositions employed in diffusion steps led to persistent concentration 
gradients at wafer surfaces and nonhomogeneous doping. If such an effect were found 
to be present it would indicate a requirement for a process modification, such as a 
baffle system, to assure complete mixing, o r  a means to a s su re  uniform wafer 
emsposure as, for  example, by mechanical wafer rotation. Calculations showed, 
however, that complete mixing occurs in the f irs t  4 in. of furnace tube.* Because the 
unoccupied input tube section employed by most processors is  three to four times this 
distance it was concluded that incomplete vapor phase mixing was not a substantial 
source of doping irregularities and the investigation was abandoned, It  is  recognized, 
however, that nonuniform doping is  a continuing problem and may become a deterrent  
to the development of large scale integration after other more pressing problems 
a r e  resolved. 
Failure Analysis Service 
The objective of this service was to examine, on request, state-of-the-art 
components for inhomogeneities arising from process techniques. These analyses 
were to be performed in detail on components important to NASA-ERC. This effort 
constituted a support function which was expected to reveal hitherto unsuspected 
inadequacies associated with fabrication steps a s  well a s  to characterize salient 
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reliability problems pecular to components from specific sources. Component 
anomalies were examined by established failure mechanism techniques from which 
performance predictions could b e  derived appropriate to the long term reliability and 
environmental requirements applicable to NASA missions. 
Appendix I includes the final reports  on two of the la rger  analyses 
performed under this phase of the program. This discussed analysis of 89 N P N  
transistors  and 65 integrated circuits. 
Analysis of the integrated circuits indicated that a major portion of the failures 
was traced to improper marking of the device package such that the devices were 
placed incorrectly in the circuits. Electrical overs t ress  evidence was noted due to 
this misregistration. A separate report  describing these results  was submitted to 
NASA. 
Instruments fo r  Fai lure Analysis 
The objective of this effort is  to apprise NASA-ERC of optimum instrumentation 
and test sequences from which maximum insight into failure mechanisms may be gained, 
Original tabulations were presented in the second Monthly Report and Quarterly Report 
Number One, giving instrumental capability ranges, applications to failure mode and 
failure mechanisms investigation, and references to pertinent process steps. Supple- 
mentary instrumental data have been presented in succeeding reports.  Continuing 
efforts in this a r e a  were intended to ensure the awareness of NASA-ERG of current 
instrumental innovations for  extracting maximum failure information. (Appendix J) 
Hermeticity Testing 
In this section leak tes t  techniques applicable to hermetically-sealed integrated 
circuit packages a r e  brought under scrutiny. Methods presently in use, including 
their advantages and shortcomings, a r e  considered a s  well a s  new approaches under 
development designed to improve on those now employed. Because of the p r e ~ o u s  
absence of a single tes t  applicable to the entire leak-rate range, applicable techniques 
conventionally a r e  categorized a s  "fine leak" and "gross leakfr tests. F o r  convenience 
these categories a r e  followed below although they may become obsolete in view of a 
new technology now being evolved. 
Fine leak testing. - All of the tes t  methods reviewed and outlined herein, with 
two notable exceptions, employ the technique of inoculating the package with a t r ace r  
gas, usually helium, after it  has been sealed, then conducting a leak test  of the device 
with a helium leak detector. The pressure  and duration of the t r ace r  gas inoculation 
varies among users  but is of problematical effect on the leak test accuracy. The 
average pressurization period is four hours a t  60 psig. The practical upper limit for 
helium leak testing appears to be 1 x 10-8 to 1 x 10-9 Std cc/sec He. The practical 
lower limit appears to  be  1 x 10 '~  to 1 x Std cc/sec He. 
The technique of inoculating a package after  sealing with a t r ace r  gas  in actuality 
produces a questionable leak ra te  number which i s  the product of the leak ra te  of an 
uknown gas fraction pressured into the package, and of that fraction of gas in turn 
b e i w  evacuated from the package and tested during the leak test-cycle. Furthermore 
the helium leak test  machine is calibrated for  100 percent helium. The fraction of 
helium (tracer gas) within the package is obviously unknown. The only way to  a s su re  
the validity of a t r ace r  gas leak tes t  i s  to sea l  the devices to  be tested in a gas ambient 
with a known fraction of the t r ace r  gas to be used. 
A. new leak tes t  method developed at the North American Rockwell Corporation 
Science Center requires no special pre-pressurization to inoculate a package with a 
t r aces  gas. The packages may be sealed with dry nitrogen o r  dry air .  This leak test 
method is based on the principle that helium atoms excited to the metastable state will 
t ransfer  energy to the nitrogen o r  oxygen atoms presumably leaking from the package 
under test,  The excitations of these N2 o r  0 2  molecules can thus be  detected by 
eountinag the number of ions formed. Leak tests conducted utilizing this principle 
have demonstrated that leaks a s  fine as 1 x Std cc/sec He and as gross  a s  holes 
0,090 in, diameter have been detected in typical IC flat packs. Thus, utilizing this new 
principle, v'fine" leaks and "gross" leaks a r e  detected with one test. 
The leak test  method reputedly used by Raytheon i s  one which inoculates a 
package under pressure  with Freon o r  s imilar  liquid. It i s  reported that a weight gain 
of 50 pgram will fail a device. Based on DuPont Corporation, corrosion ra te  studies 
of Freon Lme compounds on aluminum, it has been determined that a t  room temperature 
Freon. will corrode through the average integrated circuit interconnection in 10 months. 
This method appears to be a reliability hazard. I 
It is  theorized that all  leakage a t  rates Less than lo-' Std cc/sec He i s  by I 
diffusion and that leakage due to viscous flow is negligible. The fraction of ambient 
exchange is therefore independent of total and partial pressures,  although the absolute 
amount of exchange of a particular gas i s  directly proportional to the difference I 
bemeen the partial pressure  within and without the package. A 14-lead integrated 
circuit flat pack with a n  internal volume of 0.005 cc and a leak ra te  of 5 x 10-7 atm cc  
~ e / s e h :  thus exchanges 10 percent in 0.77 hours, 50 percent in 5.2 hours, and 
90 percent in 17.2 hours. The time for exchange is  inversely pro  ortional to the leak 
ra te  and, for example, i s  50 times as grea t  for  a leak ra te  of l (Ffa tm cc ~ e / s e c .  
The time for  an equivalent proportion of exchange in a larger  package i s  greater  and 
i s  directly proportional to the volume of the package. 
Gross leak testing. - Most g ross  leak detection methods reviewed and outlined 
herein, and used on opaque packages, employ the simple technique of detecting gas 
bubbles escaping from a leaking package while immersed in a hot liquid. One method 
stipulates that the device to be tested be placed in liquid and then a vacuum should be 
while the observer watches for  bubbles indicating a leak. This is a ramification 
of the basic principle employed, however, detectability can be  improved a s  much a s  
one order  of magnitude. 
There  is little agreement on how sensitive the bubble tes t  is. It has been 
variously rated from >lom3 to Std cc/sec He. 
There i s  agreement however on the fact that this tes t  i s  very much affected by 
operator efficiency and operator fatigue. It i s  recommended that an operator should 
not work at this tes t  for more than two hours continuously. 
More specifically, the formation of bubbles depends on the thermal expansion of 
the contained gas. Their appearance, however, i s  easily overlooked by operators in 
the ear ly stages of familiarization; even among experienced personnel results a r e  
likely to vary between individuals and with the same individual a t  various stages of 
fatigue. In par t  this i s  due to the transient nature of the phenomenon, the fact that not 
a l l  surfaces of the device can be observed a t  the same time, the fact that light reflec- 
tions from the package sometimes may be confused with bubbles and the fact that 
rechecks of tes t  results a r e  not reliable. A more basic problem i s  the fact that the 
internal gas  pressure must compete with and exceed the liquid capillary filling pres- 
su re  due to surface tension. Thus, below a certain pore size no gas exit is  possible 
and the pore fills with the glycol. Multiple pores below the minimum detectable size 
could result  in an  extremely leaky package which would pass undetected. Furthermore,  
operator A using a bath a t  150 C would pass  a particular device that operator B using 
a bath a t  160 C would reject because a t  the higher temperature the internal gas pres- 
sure i s  higher and the liquid surface tension lower, thus favoring gas exit i n  the 
minimum pore s ize region. It should be remembered, further, that this minimum 
pore size region i s  considerably above the upper limit of the conventional helium leak 
test .  
Tests  conducted by NR have proved that the bubble tes t  is not reliable and not 
repeatable if ethylene glycol i s  used a s  the test  liquid. Even a t  relatively high tern- 
peratures (125 C) glycol has a high viscosity and high surface tension which causes 
erroneous leak indications. It i s  conjectured that mineral oil produces similar 
problems. 
FC-43 and FC-40 have been shown to  b e  ideal substitutes fo r  glycol and mineral 
oil as a bubble t e s t  medium. 
Summary. - Presently used leak test  techniques a r e  summarized below and are 
compared in Table XV. 
MIL-STD-883 Method 1014 
A. He Fine Leak 
1. Pressurize device to be tested in 100 percent He one hour n~imimum at 
5 atmospheres minimum. 
2. Transfer  time between (1) and (3) i s  30 minutes maximum. 
3.  Test device in a mass  spectrometer calibrated for  Helium, 
4. Sensitivity Range loa5 t o  lo-' Std cc/sec He estimated. 
Leak r a t e  l imits  a r e  usually dictated by the application, 
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B. Radioisotope Fine Leak 
1. Devices a r e  to  be pIaced in chamber and chamber evacuated to 
0.5 mm Hg - time unspecified. 
2. Chamber then filled with K r - 8 5 / ~ 2  mixture to pressure at 5 atm 
absolute for  12 minutes minimum. 
3. Kr-85/N2 evacuated from chamber to 0 . 5  mm Hg. 
4. Chamber refilled with a i r  to atmos pressure.  
5. Devices a r e  then leak tested via scintillation counter within four hours 
of steps 1, 2, 3, 4. 
6. Maximum leak ra te  allowable 1 x atrnos cc/sec of Mr-85 . 
Sensitivity Range to 10-10 estimated. 
C .  Fluorocarbon Fluid Gross  Leak T e s k  
I. Leaks > loe3 std cc/sec 
1. Immerse device two in. below surface of FC-43 fluid maintained at 
125 C k 5 6 .  
2. View device immediately through a magnifier against a black 
background. 
3.  A single bubble o r  s t ream of bubbles from package constitutes a 
failure. No evidence of bubbles constitutes a good device, 
NOTE: Sensitivity Range l o m 2  to estimated. 
11, Leaks > std cc/sec 
1. Evacuate devices in vacuum chamber 1 hour (vacuum I Tor-r), 
2. Backfill chamber with FC-78 without pr ior  loss of vacuum, 
3 .  Apply pressure of 90 psi for  3 hours minimum. 
4. Remove devices and dry 3 f 1 minutes in a i r .  
5.  Repeat steps 1 and 2 and 3 of Item C-I. 
NOTE: Sensitivity Range to estimate. 
D. Penetrant Dve Gross Leak Test  
1. This tes t  to be used on transparent glass encased devices only. 
2. Devices shall be placed in chamber and completely covered with dye 
solution. 
3.  Chamber shall be pressurized to  100 psig for  2 hours minimum. 
4. Remove pressure  and wash devices with acetone, then with Alcohol, 
and then air-jet dry. 
5. Examine devices with magnification 7 - 20X using UV Eight as 
illumination. 
6 .  Any evidence of dye penetration i s  cause for  rejection. 
NOTE: Sensitivity range to lom5 estimate. 
Raflheon Corp. leak test. - Information at this time i s  sketchy and not 
eonsidered completely reliable. 
B. Devices are baked in a vacuum oven at 170 C for  4 hours then weighed. 
2,  Devices a r e  then immersed in a fluorochemical liquid (presumably freon) 
for an unstated time a t  an unstated pressure. 
3 ,  Devices a r e  removed from liquid externally dried and weighed again. 
4, A weight gain of 50 pgraln per  device constitutes a failure. 
NOTE: Sensitivity - Unknown. 
North American Rockwell Corporation - Rocketdyne Division proposed leak 
- 
1, Piiaee devices one hour in Vac chamber. 
2,  BacHill vacuum chamber with SF6 gas without f i r s t  losing vacuum. 
3. Pressurize chamber to 60 psig for  one hour. 
4,  @en pressure  chamber. 
5, Pkaee test  device in test  chamber and Helium flush for  5 sec. 
6, Evacuate test  chamber containing device to be leak tested through a gas 
chromatograph. 
7 ,  Any SF6 gas escaping from "leakingtt test device i s  detected and analyzed 
pantiitatively by the gas chromatograph. 
NOTE: Sensitivity Range = 0.013 in. diameter holes in package to 
10-7 std cc/sec. 
North American Rockwell Corporation proposed leak test. - 
1, Place device to  be tested in tes t  chamber. 
2 ,  Flush Lines and tes t  chamber with He. 
3, Determine background noise. 
4, ~ead ; / r ecord  leak rate. 
5. Remove device. 
NOTE: Sensitivity Range = 0.090 in. hole to std cc/sec He leak. 
Autonetics Procurement Spec No. AC 477-0005 
1. Fine leak - in accordance with MIL-STD-202 Method 112, condition C, 
Procedure I11 A. 
2. Gross leak - in accordance with MIL-STD-202, Method 112, Condition A, 
except use ethylene glycol o r  H20 instead of mineral oil. 
3.  The allowable leak shall not exceed 5 x los7 cc/sec. 
Autonetics Process  Spec AA0607-010 and AA0115-079 
1. Pressure  bomb in He a t  65 f 3 psig for 4 f 1/2 hours. 
2. Leak test  devices within 20 minutes of removal. 
3.  Leak limit i s  5 x std c c  ~ e / s e c  
4. Units passing He tes t  a r e  then bubble tested. 
5. Immerse device 1 in. below surface of ethylene glycol maintained at 
150 C i 10 C. Hold 10 sec. 
6; Watch for  bubbles.. Any sign of escaping bubbles o r  growing bubbles shall 
constitute a leaky device. 
NOTE: FC-43 may be substituted for glycol per  Spec AA0607-010. Bath 
tempera ture  is 125 -1. 5 C. 
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APPEND I X  A. ANALYSIS OF DIELECTRIC DEFECTS IN Si02 
A. 1 INVESTIGATION OF METHODS FOR THE DETECTION 
OF STRUCTURAL DEFECTS I N  S I L l C O N  OXIDE LAYERS 
BY 
P. J. BESSER AND J. E. MEINHARD 
INTRODUCTION 
Present  information indicates that passivation oxide is subject to two genefal 
process-dependent structural anomalies; ionic impurities in sound oxide (device 
failure modes: high o r  unstable MOS gate threshold voltages, inversion in bipolar 
devices), and unsound oxide penetrated by local dielectric defects (failure mode: 
metallization to substrate shorts). Although the lat ter  problem has been cited 
frequently in the past, i t  has received comparatively little intensive study, partly 
because of the lack of adequate detection methods and partly because of the urgency to 
resolve the ionic impurity problem. The incidence of oxide dielectric defects, often 
called pinholes, is now recognized a s  a serious reliability problem, particularly with 
respect  to MOS gate structures, metal intraconnections over thinned oxide regions, 
and abrupt thickness transitions in the oxide. The structural discontinuities comprising 
such defects offer far  l e s s  resistance to etectrical discharge than sound oxide which is 
capable gf supporting fields up to 10-1 V/A a s  compared with breakdown fields of about 
10-4 V/4 for air .  MOS gate voltage parameters  seldom involve fields in excess of 
V/A which is well within the dielectric capability of sound oxide but considerabIy 
higher than that of gaseous insulation a t  ordinary pressures .  Thus, shorting may 
occur regardless of whether the overlying metallization has penetrated a crack o r  
pinhole in the oxide. 
A major purpose of this investigation was to develop and evaluate test methods 
for the detection of dielectric defects in passivation layers. Selection of methods was 
based on the following performance criteria: nondestructiveness, reproducibility7 
recordability, and convenience of use a s  a process screening technique, Previously 
described techni ues, such a s  the high temperature HC1 etch(1) o r  chlorine etching at 
around 900C(2)(37, fall short  of this goal in t e rms  of convenience and nondestructive- 
ness. Metallization techniques likewise a r e  impractical and lack the resolution 
necessary for the accurate location of defects. Both methods were useful, however, 
in corroborating results  obtained with the new techniques under study. 
Additional objectives were to gain an understanding of the physical nature of the 
defects and to determine, i f  possible, their process origins. For  example, the 
presence of fast-etching loci in grown silicon dioxide, a s  reported by ~ o ~ e z ( ~ ) ,  would 
appear to contraindicate etch-thinning procedures for adjustment of oxide thickness, 
Defects therefore may be classified a s  inherent o r  latent, and may consist of physical 
openings in the oxide (pores, microcracks), thin spots, foreign inclusions ge, g.,  glass- 
forming metal oxides), o r  abrupt variations in Si02 density. The latter three 
categories would be more vulnerable to H F  attack (fast etching) than adjacent sound 
oxide, and more  subject to electrical breakdown a s  well. Likewise factors contributing 
to the formation of dielectric defects would include the inherent mismatch in thermal 
expansion between the oxide and the substrate, a s  well a s  initial and subsequent 
"Proceedings, Symposium on Manufacturing In-Process Control and Measuring 
Techniques for Semiconductors, Phoenix, Arizona, March 1966, Vol IH, p 16-1. 
processing i r r e ~ l a r i t i e s .  Some of these process origins are:  etch undercutting of 
oxide due to mechanical s t ra ins  originally present o r  to poor adhesion of photoresist, 
localized etch spots due to mask flaws o r  variations in photoresist quality and appli- 
cation, local excesses of dopants o r  contaminant particles capable of forming silicate 
glasses ad oxidizing temperatures, high temperature attack of active metals on oxide 
layers, and mechanical flexing of wafers  by repeated growth and unbalanced removal 
of oxide layers. Conceivably, therefore, the elimination of dielectric defects might 
involve scrutiny of a large par t  of the major processing operations - a very difficult 
task without the availability of simple, recordable defect test methods. 
TEST METHODS 
Direct observation of oxide dielectric defects is hampered by their small physical 
s ize (approximately 2 to 20 p diameter), the high reflectivity of the silicon and oxide 
surfaces, the Back of inherent color contrasts, and the apparent absence of a charac- 
teristic morphology for differentiating dielectric defects from other defects which a r e  
dielectrically sound. It  became evident therefore that a suitable test  method would 
require a combination of visual enhancement and transmission of charge a t  defect 
sites.  Two of the more promising techniques, electrophoretic decoration and electro- 
chemical autograph, a r e  described below, followed by other techniques of more limited 
application, Succeeding sections deal with intertest correlations and process 
applications, 
Electrophoretic Decoration 
This technique provides a functional test (transmission of charge) and a visible 
record of the oxide anomalies sought. A passivated wafer, whose reverse  side is 
ekhed  and connected to a dc  circuit, a s  shown in Figure A-1, i s  immersed in a 
dissociable dielectric fluid and the circuit completed by a copper probe situated in the 
fluid a b v e  the oxide surface. A mechanical stage is employed to adjust the relative 
position of the wafer under the probe. With a negative polarity (10-100 v) on the wafer, 
electrolysis ad oxide anomalies is observed, under low power magnification, a s  trains 
of fine bubbles (identified a s  hydrogen by gas chromatography) associated with the 
electrochemical decomposition of the fluid o r  of minute t races of dissolved water. 
Concurrelmtlbgr, anodic attack of the copper probe releases colloidal particles of insoluble 
oxyszhlts of copper which a r e  propelled by the potential gradient toward the oxide 
defects. This was confirmed by chemical and electron beam microprobe analysis of 
deposited makr ia l .  Instead of plugging the defects, the insoluble matter accumulates 
on the surla'ace of the surrounding oxide, covering a reas  - 100 diameters larger  than 
those of the original holes. Figure A-2 shows the decorations on a portion of a wafer 
after removal from the cell and drying. The deposits were readily removed by acid 
treatment. A photograph of a decorated defect, and a microprobe photo of Cu radiation 
corresponding to the decoration, a r e  shown in Figure A-3. 
C O P P E R  E L E C T R O D E  \ 
ORGANIC LIQUID 
GLASS C Y  
OXIDIZED 
'WAFER 
M E T A L  Sl 
LLNDER 
SILICOI 
J P P O R T  
Figure A-1 . -Electrophoretic Decoration Test Assembly 
Figure A-2. - Oxide Defect Decoration After Fluid Evaporation. lOOX 
a. Photograph of decoration, 190X 
Figure A-3. -Photograph of Decoration alzd C L ~  Radiation From Electron 
Beam Microprobe of the Decoration 
Verification of the method was obtained by correlation with other test methods, 
Reproducibility was checked by rinsing off the deposited material with dilute sulfuric 
acid and resubmitting the wafer to test. A typical sequence of this type on initial 
oxide i s  shown in Figure A-4. In i ts  present form, this method employs a 20-point 
probe which decorates the complete wafer in 5-10 minutes. It i s  applicable a s  a pilot 
test and potentially useful a s  a screening test. The complete removal of copper by an 
acid wash has not pet been experimentally verified, and the potential gradient across 
the oxide and substrate has not been determined. The method is  not yet completely 
qualified therefore a s  a nondestructive test. Further work is underway to characterize 
the nature of the decorated defects. Preliminary observations indicate that the 
decorated sites a r e  actual pores in the oxide rather than regions of high conductivity, 
In an earlier version of the test, attempts were made to achieve a visible record 
of the defects utilizing the electrolytic rather than the electrophoretic aspect of' the 
reaction. A thin film of gelatin was applied to the wafer prior to immersion in the 
fluid. The elnctrolytically generated gas was trapped under the film causing delamina- 
tion of the film from the oxide in the regions of gas evolution which revealed the 
characteristic oxide thickness color. The wafer could be removed from the cell with 
the film and trapped gases still intact. A photograph of a typical trapped gas pattern 
thus obtained is shown in Figure A-5. Subsequent tests, however, revealed a hack of 
reproducibility probably due to a nonuniform lifting of the gelatin film by the evolved 
gas. Various weakly acidic organic fluids such a s  acetone, isopropanol, and methanol 
a r e  suitable for this process. Deionized and tap water were not found to be suitable. 
Electrochemical Autograph 
A simple electrochemical screening test for oxide defects is in the final stages 
of development. It can be applied to a wafer prior to final metallization or  a t  any 
preceding process step, and shows promise of becoming a generally applicable 
technique for the location of oxide defects. It does not introduce metallic impurities 
and does not require large potential gradients. The method consists of making the 
silicon substrate an anode of an electrochemical cell and of revealing openings in the 
oxide by anodic oxidation of the electrolyte wherever i t  is in electrical contact with the 
underlying silicon. 
The electrolyte employed consists of an aqueous solution of a benzidine salt 
(e. g., acetate o r  chloride) containing an organic nonsulfonated surfactant and a prodec- 
tive colloid. The function of the surfactant is to assist  penetration of the electrolyte 
into small oxide pores. The protective colloid inhibits deposition of crystalline 
benzidine salts which tend to blur boundary definition. The colloid also promotes 
image sharpness by inhibiting lateral diffusion of dye. In principle other redox 
reagents will serve the same purpose a s  benzidine in this technique. 
The electrolyte, soaked in a Millipore filter paper, is applied to the oxide 
surface and the assembly outgassed under vacuum. This treatment removes residual 
gas that might otherwise prevent pore penetration by the electrolyte. The assembly is 
then placed face down on a porous flexible support also soaked in electrolyte and 
situated on a stainless steel plate, a s  shown diagrammatically in Figure A-6, The 
purpose of the flexible support is to achieve conformal contact with the wafer surface, 
Figure A-4. -Sequential Electrophoretic Decoration of the Same Wafer 
Figure A-5. -Trapped Gas Pattern Under Gelatin Film 
STAINLESS STEEL WEIGHT 
SILICON WAFER 
(FACE DOWN) 
MILLIPORE 
(ELECTROLYTE 
SATURATED) 
CUSHION 
(ELECTROLY 
SATURATED) 
STAINLESS 
STEEL PLATE 
Figure A-6. - Electrochemical Autograph Assembly 
which i s  not quite planar, and to minimize the possible transmission of a bending 
moment to the wafer through electrode pressure.  The top stainless steel electrode, 
which i s  of sufficient mass  to ensure intimate electrical c o n t a ~ t  between the assembled 
layers, i s  then placed on the oxide-free back (upper surface) of the wafer and external 
electrical connections made a s  illustrated. 
Electrolysis i s  conducted a t  a potential of 2 to 5 volts for  a 5-minute period. 
Anodic oxidation of the benzidine to a blue-black product stains the fi l ter paper a t  
points corresponding to openings in the oxide such a s  pinholes, contact and diffusion 
windows, and scribe lines. Following electrolysis, the apparatus is disassembled, 
and the Millipore fi l ter paper is removed for microscopic examination and photography. 
A photomicrograph of a typical wafer pattern after oxide removal prior to a 
diff~rsion step i s  shown in Figure A-7a and an enlarged view of the same pattern with 
an arrow indicating an oxide defect in Figure A-7b. 
Substantial correlation has been obtained between this tes t  and the electrophoretic 
decoration technique. Consecutive repeatability also has been confirmed many times. 
The detection limit is approximately 2 microns in hole diameter. This limit may be 
extended by more prolonged electrolysis. The wafer is easily cleaned from the 
ebee trolyte components with deionized water. 
Electric Field Excitation Photography 
Direct photographic recording of oxide defect s i tes  was attempted using an 
alternating electric field to stimulate electron o r  photon emission from defect loci in 
o r  under the oxide placed in direct  contact with a photographic film. Preferential  
exposure of the film was obtained, giving a light emission pattern that is developed 
only on oxidized wafers. 
The field across  the oxide and the silicon layers a r e  unknown but may be high 
enough to damage device junctions in the silicon. Such damage would not necessarily 
occur only a t  oxide defect sites.  Until direct evidence of non-destructiveness is 
obtained and the required exposure periods (1/2-2 hours) a r e  substantially shortened, 
the method cannot be recommended a s  a screening test. It is a potentially useful tool 
i:? the investigation of oxide defect origins. Its correlation with the electric probe 
method i s  described in the following section. 
Replicate Electron Microscopy 
Although electron microscopy i s  impractical a s  a screening technique, i t  is 
capable of minute definition of surface morphology which may give clues to the process 
origins of oxide defects. The replica technique employed in this investigation involved 
the attainment of a large a rea  replica. Such a replica can be used to study the original 
specimen after laboratory testing destructive to the original surface character.  Thus, 
replicas made before and after a particular detection test  can be examined to determine 
the effect of the test  on the oxide. 
Figure  'A-7. -Oxide Openings Displayed by Electrochemical  Autograph Technique 
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The richness of detail produced by this technique poses a problem of interpreta- 
tion, Only a very small percent of the observed structure is likely to delineate oxide 
defects capable of dielectric failure. Therefore, correlations of this technique with 
known sites of dielectric breakdown a r e  especially important. Achieving such 
correlations, however, is a serious problem because of the minute field a r ea  covered 
a t  high magnification. Although many photographs were made, i t  was not possible to 
correlate unequivocally an observed structure with a dielectric anomaly. One 
correlation was made, however, by ordinary light microscopy of a replica prepared for 
for electron microscopy and i s  reported in the following section. 
Microscopy 
Observations by dark field, normal lighting (metallurgical illumination), and 
Nomarsky phase contrast were made in an attempt to develop a direct  nondestructive 
procedure. Small. defects in the oxide were readily observable a t  500 to 1000 X. 
Covering an entire 1.25-inch diameter wafer by this method, however, is impractical 
because of the small field diameters (0.35 m m  o r  0.014 inch a t  500 X; 0.17 m m  or  
0,007 inch at 1000 X) involved. Interpretation of observed s tructures  also is difficult 
and requires correlation with other visual enhancement detection techniques. It  is not 
yet possible to make any structural generalizations describing dielectric defects in the 
oxide. The method ultimately should be applicable to the inspection of single integrated 
circuit  dice where topographical detail is available a s  landmarks. Automatic comput- 
erized scanning of whole wafers is foreseeable. 
Preferential  Etching 
Chemical attack of silicon provides a direct  visual enhancement of oxide holes 
where silicon i s  exposed. The etchant employed (25:3 HNO3:HF) also corrodes the 
oxide to a significant degree, and probably causes a widening and deepening of the 
defects present a s  well a s  exposing silicon a t  fast  etching s i tes  a s  previously 
observed(4$. The test  i s  therefore destructive. Defects a r e  readily visible under 
dark field illumination a t  500 X. The method suffers from the same limitations 
indicated above and i s  not applicable a s  a screening test. It holds promise, however, 
a s  a failure analysis tes t  on defective integrated circuits. I t  also should be useful in 
stress-corrosion investigations of the origins of oxide defects. 
Dye Autograph 
This method was expected to locate oxide anomalies through dye o r  pigment 
cshor reactions similar to histological and biological staining techniques. The reasons 
for employing dyes a r e  analogous in the two cases: to make morphological detail 
visible do ordinary light microscopy by the development of color contrasts. Although 
many experimental approaches were undertaken, no methods deserving continued 
investigatiol~ were found. The high-reflectivity of the surfaces, and the chemical and 
physical inertness of the sil ica (in contrast to biological specimens) rendered ordinary 
staining methods ineffective. 
Staining was attempted by applying soluble dyes, dye suspensions, pigment 
suspensions, in situ chemical reactions, commercial dye penetrants, and x-ray 
absorbers.  Vacuum outgassing and pressurization were  utilized a s  inoculation 
adjuncts, and visual enhancement was sought by applying monochromatic illumination 
and by ultraviolet excitation of fluorescent dyes. 
Thermal Plotter 
The infrared thermal plotter was considered a potential means of discovering 
"incipient1' dielectric breakdown through an oxide defect covered with metallization, 
The heating effects associated with this phenomenon were found to be too small and too 
rapidly dissipated to be observed experimentally. Previously broken down loci 
dissipating approximately one watt (rms) were unambiguously detected and, almost 
without exception, could be related to readily discernible anomalies on the sarface.  
Based on these negative results, the effort to detect incipient breakdown was 
discontinued. 
Other techniques such a s  visual o r  photographic observation of defects in a low 
pressure gas discharge and luminescence of electrophoretically deposited phosphors 
were investigated but did not prove fruitful. 
VERIFICATION OF METHOD 
Inter-and Intra-Test Correlations 
Verification of tes t  methods under development required an independent proof 
relating analytical observations to anamolously low dielectric breakdown regions, 
Two techniques were used to induce dielectric breakdown: a bare metal probe in point 
contact with the oxide and vacuum-deposited metallizations on the oxide. 
A potential was applied to the metal probe to break down sound oxide a t  known 
locations on the wafer. These were used a s  functional checks on other methods. 
Metallizations were deposited in the pattern shown in Figure A-8. The A l  dots are 
13 mils in diameter with an on-center spacing of 40 mils.  Metal coverage i s  - 15 per- 
cent within the pattern boundaries. 
The central test  employed in this investigation was the electrophoretic decoration 
test .  It was therefore essential to check i ts  validity against dielectric breakdown dis- 
tribution. Results employing the aluminized dot pattern a r e  shown in Table A-1. 
The resul ts  clearly indicate a correlation between defect density and dielectric 
breakdown. With only about 15-percent coverage by the dot pattern, a low coincidence 
with defects a t  low density is expected, as indicated for the f i r s t  two samples, The 
high defect density in the third sample is reflected in the dielectric breakdown 
distribution. 
Figure A-8. -Metallization Pattern for Dielectric Breakdown Test  
TABLE A-1 
DIELECTRIC BREAKDOWN VS DECORATED DEFECT DENSITY 
8000 Initial Oxide 
4000 Initial Oxide 
Processed through contact 
oxide removal step, then 
2000 of additional steam 
oxide regrown 
Defect 
Density 
Dielectric Breakdown Distribution 
Further verification of the electrophoretic decoration technique was obtained on 
known breakdown sites deliberately introduced by the bare metal probe. Positive 
identification of the breakdown sites by decoration was obtained in every case. 
Correlation of the electrophoretic decoration technique with electric field exeita- 
tion photography also was obtained, a s  represented in Figure A-9. Not all of the 
defects decorated with copper salts a r e  successfully reproduced in the decoration 
photograph. However, the number density of spots on the field excitation photograph 
was still higher than that detected by decoration and may be due to the presence of thin 
oxide spots not detected by the probe method. Further investigation is required to 
establish correlation limits. 
Cross-correlation between the electrophoretic decoration technique and the 
electrochemical autograph technique was performed on two wafers with initial steam 
grown oxide. One wafer was f i r s t  decorated and photographed, and then subjected to 
the electrochemical autograph test  while the reverse  sequence was followed for the 
second wafer. Comparison of apparent defects determined by the two methods resulted 
in a significant, but not complete, correlation between the two methods. Extraneous 
s i tes  were observed by both techniques. The autograph sites which did not correspond 
to decorations were, in general, very minute and may have been experimental artifacts 
unrelated to oxide defects, o r  to oxide defects of a size beyonc! the limit of detection by 
the electrophoretic decoration method. The absence of autograph s i tes  a t  some 
decorations may be due to incomplete wetting of the wafer by the autograph electrolyte, 
a problem that has persisted in this technique, o r  an indication of induced breakdown 
a t  thin oxide regions by the higher fields employed in the decoration test ,  At the time 
of this writing, significant improvement in electrochemical autograph pattern coverage 
has been achieved, and i t  is expected that the correlation between the autograph and 
decoration techniques will improve. Since the decorated defects have not been 
definitely characterized solely a s  physical openings in the oxide, some of the deeora- 
tions may correspond to regions of normal oxide thicknessbut of high conductivity9 which 
might not be detected by the autograph. 
Evidence of the Nature of Dielectric Anomalies 
Some characterization of the microscopic structure of a defect was obtained 
using a surface replica prepared for electron microscopy. A photo-micrograph of this 
replica under normal illumination (at - 1000X) is shown in the upper photograph of 
Figure A-10. The centrally located oxide blemish (about 10 microns in diameter) in 
this photograph was indicated a s  a dielectric defect by the electrophoretic decoration 
method. The lower photograph shows the same defect after the decoration test, The 
oxide structure is seen to be relatively undisturbed by this treatment, but the under- 
lying silicon has acquired a triangular etch-pil. Such etch-pits frequently have been 
observed after decoration testing. Since the silicon is a t  a negative potential during 
the test, the etch-pit formation cannot be associated with anodic oxidation. More 
detailed investigation may reveal that the etch-pits resul t  from impurities o r  preeipi- 
tates originally embedded in the silicon which ac t  a s  precursors  of the oxnde defects 
and a r e  expelled during the test. This result, plus the observation that deliberately 
induced breakdown loci a r e  always detected by the decoration technique, apparently 
indicates that the test  i s  not likely to introduce oxide defects where none previously 
existed, with the possible exception of unusually thin oxide regions noted above, 
A preferential etch (25:3 HN03:HF) was applied to one of the two wafers used in 
the cross-correlation between the autograph and decoration methods. Considerable 
correlation between decoration s i tes  and etch-pits in the silicon was found. However, 
Figure A-9. -Top: Wafer Photographed by Electric Field Excitation; 
Botdom: Same Wafer Treated by Electrophoretic Decoration Method 
Figure A-10. - Oxide Defect Before'(Top) and After Electrophoretic Decoration Test 
(Bottom). Top Photograph from Replica. 
Parallel Boundary Interval: 42 Microns 
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since this etchant does attack the oxide to some degree, i t  does not resolve unambigu- 
ously the question of whether the decorated points correspond to actual oxide pores o r  
to other anomalies such a s  fast-etching imperfections o r  thin spots. 
The other wafer from the cross-correlation was subjected to a high temperature 
(1150 C, 10 minutes) HCl vapor etch which should not attack the oxide but preferen- 
tially etches any Si exposed by holes in the oxide. The etch pattern actually observed 
had a high degree of coincidence with the decoration pattern, but there were extra- 
neous points in each case leaving the complete characterization of the defect nature 
unresolved, 
Study by replicate electron microscopy is being continued in order  to learn more  
about the physical nature of oxide defects and whether the electrophoretic decoration 
test  induces defects a t  increasing probe voltages. 
PROCESS CORRELATIONS 
An additional objective of this program although somewhat ambitious for the 
allotted time and manpower, was a t  least partially fulfilled. The test  data consisted 
principally of decorated defect counts and mechanical s t r e s s  measurements on wafers 
selected a t  various stages of processing. The resul ts  a r e  presented in Table G - 2 .  
Stress  measurements were obtained from strain gage data, and Proficorder traces,  
before and after removal of one oxide layer from the wafer. 
A nuvlnber of inferences can be drawn from this tabulation. Most significant, 
perhaps, is the apparent gradual increase of both s t r e s s  and defect density with 
processing (cf, wafer groups 1, 2, 5) and the defect healing effect of deposited oxide 
(wafer group 6 ) -  The deposition of uniform oxide, however, may be a continuing 
process problem, a s  indicated by wafer 6-B. The presence of an additional thermally 
grown oxide layer prior to final contact oxide removal was not very beneficial in 
reducing the defect count (cf. group 5). 
The possible contribution of mechanical s t r e s s  a s  a process origin of dielectric 
defects is somewhat subtle. A correlation of increasing s t r e s s  with decreasing thick- 
ness  (wafer groups 1, 3) is not accompanied by a corresponding increase in defect 
density in single-s tep oxides. Multiple-step oxides, however (wafer groups 2, 5), 
show a positive correlation between defect density and s t ress .  To explain these 
observations, i t  can be postulated that mechanical s t r e s s  induces dielectric defects 
through localized spalling of the oxide which serves  to relieve a portion of the s t ress .  
Thusj highly s t ressed oxides, such a s  those in wafer group 5, would be under still 
higher s t r e s s  a t  lower defect densities. The occurrence of such spalling would be 
expected to require a threshold s t r e s s  for initiation which would decrease with 
increasing thickness of oxide. Thus, thinner oxides should tolerate higher s t resses .  
Multiple heating and cooling, however, would be expected to increase spalling signifi- 
cantly through mechanical flexing (due to thermal expansion mismatch). Consequently, 
multiple-step oxides would be expected to display higher defect densities, a s  appears 
to be true from 'Table A-2 . 
TABLE A-2 
OCCURRENCE O F  DIELECTRIC DEFECTS AND MECHANICAL STRESS IN OXIDE 
AS A FUNCTION OF PROCESSING 
Wafer 
Group 
1A 
1B 
1C 
2A 
2B 
26  
3A 
3B 
4A 
4B 
5A 
5B 
6A 
6B 
Description 
8500 initial steam grown 
oxide 
8000 steam grown in 
0 
2000 A increments 
4000 A initial steam 
grown oxide 
8500 A - 2000 A steam 
grown after f i r s t  diffusion 
Wafers after contact oxide 
removal step + additional 
steam grown oxide 
Wafers after contact oxide 
removal step + additional 
deposited oxide 
Defect 
Density 
(cm-2) Distribution 
Random 
Random 
Random 
Random 
Random 
Random 
Random 
Random 
Random 
Random 
Almost all along grid lines 
and a t  diffusion windows 
Random 
Random except where 
deposited oxide very thin; 
one a rea  > 2000 
Average 
St ress  
(psi) 
*Excluding high density region of. thin deposited oxide. 
Probably most of the inferred spalling does not produce dielectric defects 
directly, but small surface pits. Such pits would be especially vulnerable to etchant 
attack at later  processing steps because of localized high surface energies. Id would 
be possible therefore for such pits to grow into dielectric defects under succeeding 
chemical treatments. This conclusion is suggested by comparison of wafer groups 2 
and 5. The former group experienced no intermediate chemical treatments, and the 
average defect density i s  only slightly. higher than single-step oxide of the same 
thickness . 
All of the data in Table A-2 were obtained on nonepitaxial wafers. Measurements 
on oxidized epitaxial layers  have s h o p  that the defect density and s t r e s s  i n  
thermally grown initial oxides - 8000 A thick a r e  not significantly different from those 
of oxides grown on nonepitaxial surfaces. 
CONCLUSIONS 
The elec trophore tic decoration test  provides a recordable, reproducible test  for 
s i tes  of anomalously low oxide dielectric strength. The test  was checked by inde- 
pendent dielectric breakdown measurements and was used extensively in seeking 
proce ss correlations with the incidence of dielectric defects. The test  provides 
enormous visual magnification of the defects which a r e  estimated from optical micros- 
copy to be pores a few microns in diameter. Optical observation of a defect s i te  
before and after the probe tes t  indicated that the test  is not destructive to adjacent 
oxide although regions of thin oxide may be vulnerable to this treatment a s  suggested 
by other test correlations. 
The electrochemical autograph test has overcome early problems of technique 
and is now capable of providing completely reproducible replicas of openings in oxide 
layers.  It does not provide any appreciable magnification but appears to be non- 
destructive and noncontaminating. Complete correlation with the decoration technique 
has not been achieved but is expected to improve with present refinements and the 
continued characterization of oxide defects. 
The contact photography test  shows promise, but additional development and 
correlation will be needed before it can qualify a s  a useful screening o r  detection 
technique. The other methods and approaches that were investigated in some cases 
assisted in the verification of techniques and the interpretation of results, but have not 
appeared promising enough a s  screening tests  to warrant  continued development. 
The decoration and autograph techniques a r e  most applicable to testing a t  the 
wafer level. Although either is potentially available for use a t  any process stage, they 
are more efficiently applied in a complementary manner. The decoration technique is 
generally superior when applied to an oxide with no intentional openings (i. e. , initial 
oxide or  after a diffusion-oxide growth step), whereas the electrochemical autograph 
technique is more convenient when applied to a wafer with diffusion windows, grid 
lines, o r  contact windows opened in the oxide to provide a reference pattern for the 
1ocadion of defects on the autograph. The resolution of the methods is unknown but is 
a t  least of the order  of a few microns. 
Analysis of the test observations indicates an increasing incidence of dielectric 
defects with processing. The results  also showed that deposited oxide is effective in 
reducing such defects but may be a difficult process to control. Evidence that residual 
mechanical s t r e s s  in the oxide plays a significant role in the incidence of defects was 
obtained. Interpretation of this evidence led to an oxide spalling hypothesis a s  a 
possibly significant source of defect sites.  It was also concluded that high s t r e s ses  
a ~ s o c i a t e d  with thinner oxides do not necessarily portend increases in defect density. 
No particular processing step was indicated a s  a predominating source of dielectric 
defects. 
Continued investigations a r e  expected to reveal more clearly the physical 
structure of the observed defects and their process origins. Further examination of 
the nondestructive and noncontaminating aspects of these tests, and additional inter- 
correlation of test results, a lso a r e  needed to define completely the limits of 
applicability and resolution of these methods. 
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A-2. SUMMARY 
FACTORS I NFLUENCI N G  D l ELECTRl C DEFECTS 
I N  S I L I C O N  OXIDE LAYERS* 
B Y  
P. J. BESSER, J. E. MEINHARD, AND P.H. EI  SENBERG 
Abstract 
The incidence of dielectric defects in thermally grown silicon oxide f i lms has 
been investigated utilizing previously developed defect detection techniques. The 
oxide layers  exhibited a s trong dependence of dielectric defect density on film thiek- 
ness ,  on moisture content of the oxidizing ambient and on type and concentration of the 
substrate  dopant. Characterization of the defects indicates that they a r e  pr imari ly  
pores  in the oxide layer.  Mechanical s t r e s s  resulting f rom the mismatch in thermal 
expansion character is t ics  of the silicon and the oxide is postulated a s  an  important 
defect-pr oducing mechanism and the experimental resu l t s  a r e  interpreted on th is 
basis. 
Procedures.  -- Silicon wafers  with various dopant concentrations and procedures  
were  procured and thermally oxidized a t  temperatures  f rom 1050 C to ;I80 C in 
various ambients. F i lms  were  grown in the thickness range f rom 850 A to 12,000 A.  
Two techniques were  utilized for defect detection - electrophorite decoration and 
electrochemical autograph. 
Results. -- Application of previously developed methods fo r  the detection of 
dielectric defects to silicon oxides formed on silicon wafers  has made possible a 
determination of the dependence of dielectric integrity on various factors  involved in 
device fabrication. Most of the resu l t s  can be consistently explained by a model which 
postulates the mechanical s t r e s s  developed as a r e su l t  of the thermal  expansion mis- 
match between Si and SiOZ a s  a principal source  of dielectric fai lures  by the mechanism 
of fi lm rupture. Other possible defect origins a r e  being investigated but have not been 
verified. 
Below is a detailed discussion of the resu l t s  obtained in t e r m s  of various 
parameters .  
F i lm thickness. -- The experimental data demonstrated that the dielectric integrity 
of virgin thermal  oxides is strongly thickness dependent. This variation with thickness 
is shown in Figure A-11 f o r  the average of a typical group of samples  oxidized under the 
s a m e  conditions. A l l  of the oxides studied show this s a m e  functional dependence sf  
defect density and thickness; but the position and shape of the curve a r e  influenced by a 
number of fac tors ,  some  of which a r e  considered in this paper. Theo number of defects 
is relatively independent of thickness in the raFge grea te r  than 4000A but generally 
begin? to increase  gradually i n  the 2000-4000 A range with a very rapid increase  below 
2000 A .  
*Appendix A-2 is a summary  of a paper  delivered a t  the 1966 Fal l  meeting of the Ehectro- 
chemical Society, Philadelphia, Pa. 
Figure A-11. Defect Density Variation in Virgin Thermal  Oxide 
Moisture content of oxidizing ambient. -- F o r  oxides of a given thickness, the 
number of defects/cmZ was found to be dependent on the amount of water vapor in  the 
oxidizing ambient. 
Etched oxide layers.  -- The s a m e  functional dependence of defect density on thick- 
ness  that was determined on virgin oxides was a l so  observed in oxide layers  a s  they 
were  thinned by etching. However, the defect density a t  a part icular  thickness was 
grea te r  for  the thinned oxide than fo r  the unaltered oxide. When the etched layer  is 
r e g o w n  to successively g rea t e r  thicknesses,  the defect density decreases  in a manner 
closely approximating the etch-back curve r a the r  than the curve for  the as-grown 
oxides. 
Silicon surface preparation. -- The effect of preoxidation surface t reatment  of a 
silicon substrate  on defect density was a l so  investigated. The wafers  were  oxidized 
under identical conditions and the defects measured on each group. The oxide thick- 
ness was 1200d; and the resu l t s  indicate that the effect on surface preparation on 
oxide d~iejiectric integrity is relatively smal l  in this thickness range. The general 
trend, however, was that oxides grown over surfaces in which the chemical polish was 
the final s tep contained fewer defects than those grown on wafers with a final mechanical 
or mechanical-HCP vapor polish. 
a i d a t i o n  temperature and growth rate.  -- A dependence of dielectric integrity upon 
growth temperature (or growth r a t e )  was observed fo r  oxide layers  l e s s  than 2000 
thick grown in dry 0 2  over heavily boron-diffused regions. The layers  grown a t  lower 
temperatures  contained more  defects than those of the s a m e  thickness grown at higher 
temperatures.  The variation with growth temperature became l e s s  as the fi lm thick- 
ness  increased. The resu l t s  of the s t em and wet N2 oxidations also indicate an 
absence of growth r a t e  effects in thicker layers  although it may be that the presence 
of moisture is the dominant influence in wet oxides. 
Substrate impurity type and concentration. -- Prel iminary work in other phases of 
this investigation indicated that oxides grown over heavily boron-doped regions in 
d ry  O2 were  more  defect-free than those grown over regions of low boron concentra- 
tion o r  over phorphorous-doped regions. This suggested a possible influenee of sub- 
s t r a t e  impurity type and concentration on the integrity of the grown oxide. Sinee the' 
amount of impurity incorporated in the oxide and the degree of partition of impurity 
between the oxide and silicon a r e  partially dependent on the growth conditions, i t  was 
decided to  vary  impurity type, impurity concentration, and oxidation conditions on a 
group of samples  to determine the combined influences of impurity and oxidation pro- 
cedure, densities found and the poorer  quality of the etched layers.  Also, f rom previ- 
ous discussion, terminating with a wet (rapid) oxidation s tep  may produce in the lower 
portion of the f i lm a higher incidence of substrate-related oxide defects. 
Discussion 
Consideration of the experimental data f rom this investigation in conj~lnetion with 
the present  knowledge and conception of the silicon oxide s t ruc ture  and the resu l t s  of 
other studies on the propert ies  of SiOZ and sil icate g lasses  leads to a consistent picture 
of the nature,  s t ruc tura l  roots ,  and process  origins of regions of anomalously Bow 
dielectric breakdown. 
Most of the experimental data can be explained by considering oxide dielectric 
defects to r e su l t  f r o m  microscopic c racks  o r  f i s su re s  in the layer  produced by the 
mechanical s t r e s s  resul t ing f rom the differential thermal  expansion charaeter is t ies  
of the Si-Si02 system. It should be pointed out that g lass  always fai ls  f rom a tensile 
component of s t r e s s  even when the loading is compressive. Since the s t r e s s  originates 
a t  the i l~ te r face  between the silicon and the oxide, it is expected that ruptures  in the 
oxide will occur a t  this boundary and propagate toward the outer surface of the oxide, 
In thicker f i lms the propagating s t r e s s ,  which should be partially relieved by the 
rupture of the oxide, may not be sufficient to  allow a l l  the defects to  penetrate the 
en t i re  thickness of the layer. This could account for  the observed decrease  in defect 
density with increasing oxide thickness. In an oxide grown to any thickness on a 
silicon wafer,  there is presumably a distribution in the local s t r e s s  levels. Those 
regions which are just below the rupture level o r  s e e  only compressive components of 
s t r e s s  would be attacked more  rapidly by chemical etching. This is thought to be the 
basis  of the higher density of defects in an  etched f i lm as compared to a virgin layer of 
the same  thickness. The ineffectiveness of thermal  regrowth of oxide a s  a defect 
elimination technique is apparently a r e su l t  of the appearance of additional defects in 
previously sound oxide as a r e su l t  of the thermal  (and s t r e s s )  cycling. This was 
demonstrated by measuring the defects on an initial oxide, taking the wafer through 
five temperature cycles  f r o m  room temperature to  1150 C in an iner t  atmosphere,  and 
remeasuring the defect density. It  was found that the temperature cycling produced 
an order  to magnitude increase  in the number of dielectric flaws. 
The beneficial effect of moisture in the oxidizing ambient is attributed to the 
incorporation of hydroxyl groups in the oxide and the resulting improvement in the 
oxide thermal expansion characteris tics relative to the silicon. The contribution of 
this factor to improved oxide dielectric quality can be partly offset by the ion trapping 
chrac te r ia t i c  associated with the exchange of protons for other positive ions a t  these 
sites. The variation of the defect density versus thickness characteristic with growth 
telrnperature can be explained on the basis of incorporation of more boron in the oxide 
grown at  the higher temperature. This is a result of the increased rat io of oxidation 
ra te  constant to diffusion coefficient of the impurity in the silicon a s  the temperature is 
hereased.  Since the setting point of the oxide is - 1000 C, the temperature range over 
which the mechanical s t ress  develops is the same for each oxidation temperature and 
may even be less  for the more heavily boron-doped oxide. The 1100 C oxide should 
also have a higher expansion coefficient resulting in a lower s t ress  level and fewer 
ruptures in the film a s  experimentally observed. Also, a s  shown in Figures A-12 and 
A-13, the impurity profile in the oxide is such that the best match in expansion char- 
acteristics occurs at  the oxide-silicon interface where the s t ress  originates. 
The data indicate that the surface preparation techniques investigated had 
relatively little influence on the oxide integrity. Preliminary work on wafers 
deliberately contaminated with particles a t  levels differing by an order of magnitude 
has shown little variation of oxide integrity with particulate contamination. 
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Figure A-12. Impurity Profiles in Oxidized Silicon Wafers. CB Denoted 
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Figure A-13. Postulated Boron Distributions in Thermally Grown Oxides 

OXIDE DEFECT TEST PROCEDURE 
Scope 
The purpose of this tes t  procedure is to detect the locations of dielectric defects 
in layers  of silicon dioxide grown on silicon wafers  and to provide a semiquantitative 
est imate of such defectsoper unit a rea .  The t e s t  is applicable to an oxide thickness . 
range of 1000 to  15,000 A .  It a l so  is applicable to pyrolytic oxide layers  provided 
they have been adequately densified. Poorly densified layers  a r e  disrupted by the test ,  
Specimen 
The specimen shall consist  of a silicon wafer derived f r o m  any planar processing 
step, p r ior  to metallization, in which new oxide has been grown o r  where bare silicon 
has not been intentionally exposed, a s  in window etching. 
Apparatus 
The apparatus consis ts  of a microscope, tes t  cell ,  anode clamp, and power 
supply. Auxiliary equipment includes a hand counter and a diamond scr ibe.  
The microscope to which this procedure applies i s  a Leitz Ortholux, fitted r ~ i t h  a
mechanical stage. If another microscope is substituted, the wafer a r e a  subtended by 
the 50X optics must  be recomputed to give accurate  defect densities. Alternatively, a 
defect count of the en t i re  wafer may be taken which is then divided by the wafer a r e a  to 
give defect density. This alternative is impractically slow for  high defect counts, such 
as those encountered with thin oxide layers .  
The t e s t  ce l l  consists of a heavily gold-plated b ra s s  cup affixed to an insulating 
substrate  which can be conveniently clamped by the mechanical stage. The cup i s  
c i rcu lar  with Bn inner diameter at leas t  3/16 in. g rea te r  than the la rges t  diameter 
wafer to be c6unted. The present  cup, with a n  i. d. of 1-3/4 in. , is adequate for a l l  
wafers normally encountered. A sma l l  rad ius  fi let  is machined into the wall-bottom 
intersection to  reduce electrochemical erosion. The cel l  depth i s  1/4 in. A binding 
post of e lectr ical  connection t o  the power supply is mounted on the external  wall of 
the cup. 
The anode for  the cel l  consists of an independently mounted wire  loop with 
provision fo r  lowering i t  in a precisely paral le l  orientation over the wafer contained In 
the cell. The wire  loop a t  i t s  end, is formed in such a manner that i t  c l ea r s  both the 
microscope objective and the upper edge of the cel l  wall, yet permi ts  a limited vert ical  
t r ave r se  for  prec ise  adjustment of displacement over the wafer. The wire  is affixed 
to a metal  a r m  pivoted a t  i t s  other end for  movement in a vert ical  a r c  and mounted in 
a block fashioned f r o m  insulating mater ial ,  such a s  lucite. Also mounted in the block 
is a rotatable shaft, parallel  to  but displaced f r o m  the pivot axis. The rotatable shaft 
c a r r i e s  an insulating c a m  in contact with the metal  a rm which, by means of an  external 
insulating knob, can be manually rotated to  adjust the height of the metal a r m  support- 
ing the wire  loop. Means fo r  locking the rotatable shaft  in place is provided by a s e t  
sc rew in the insulating block. Electrical connection to the power supply is made 
directly to the metal a r m  o r  to the pivot shaft  on which i t  is mounted. The insulating 
block on which the adjustable anode is mounted is supported independently of the 
microscope s tage o r  tes t  cell. 
The power supply shal l  consis t  of a 50v dc source  with 10 to 15K impedance. 
R o v i s i o n  for  the selection of other voltages i s  desirable  if deviations in electrode 
spacing from that specified herein a r e  anticipated (Note 1). 
The hand counter shall  consist  of a mechanical key type r eg i s t e r ,  o r  equivalent. 
Reagents 
Methanol (anhydrous, Reagent Grade) 
Hydrofluoric acid (48 percent,  Reagent Grade) 
Hydrochloric acid (Reagent Grade) 
Water (distilled o r  deionized) 
Apiezon wax (or equivalent, for  masking) 
TricMorethylene (or other solvent for  Apiezon wax) 
Procedure 
Preparation of sample. -- Keep wafers  protected in  suitable containers a t  all 
t imes. Handle only a t  ex t reme edges, preferably with plastic-tipped tweezers and 
preferably only in the zone making contact with the quartz boat during oxidation. 
Avoid a s  much a s  possible al l  mechanical contacts to  the surface to be tested (Note 2). 
Open the back oxide for  e lectr ical  connection by scribing with a diamond stylus. 
Alternatively, remove a sma l l  a r e a  of oxide using Apiezon wax a s  a mask and hydro- 
fluorie acid (diluted 1:1) a s  an etchant (Note 3).  caCefully r i n se  off acid, dry,  dissolve 
off Apiezon wax with solvent, follow with isopropanol or  acetone r inse ,  blot dry. 
Performance of tes t  (bubble mode). -- 
I. Set microscope for  50X magnification. Connect the wire  loop to the positive 
terminal  of the power supply. Insert  wi re  loop anode into the field and 
adjiast level, by means of the c a m  control knob, until the top of the loop i s  
exactly in focus. Secure i t  in this position using the s e t  sc rew provided. 
2. Clamp gold plated b ra s s  dish on microscope s tage below anode. Connect 
to the negative terminal  of the power supply. F i l l  dish approximately 3/4 
full of methanol f rom a polyethylene dispensing bottle. 
3. Insert  wafer into center of dish with scribed (or etched) surface down, Add 
methanol to top of dish. 
4. Slowly r a i s e  stage carrying the dish until the previously positioned wire  loop 
anode is immersed  and just touches the oxide surface to be tested, 
5. Note the fine-adjust d rum reading on the vertical t r ave r se  mechanism, 
then lower s tage 300p f rom this position. This should place the surface of 
the wafer in focus, r a the r  than the loop anode, because of the refract ive 
effect of the added methanol. Fo r  this reason,  replace any methanol lost by 
evaporation over extended periods in o rde r  to  maintain proper  focus (Note 41, 
Do not readjust  s tage level, a s  gap between anode loop and wafer should 
remain relatively constant (Note 5). 
6. Turn on voltage supply. Defects in the oxide a r e  observed a s  emissions of 
fine t ra ins  of hydrogen bubbles (Note 6) f rom the wafer surface. Count each 
emission s i t e  a s  a single oxide defect. Occasionally emission will occur 
only a shor t  t ime f rom a particular s i t e  and then stop. This probably is due 
to gas polarization which prevents f r e s h  methanol f r o m  penetrating to the 
exposed silicon. Count as a defect even if only a momentary emission i s  
observed. 
Low counts. -- If l e s s  than five counts pe r  field a t  50X a r e  observed this is arbi- 
t r a r i l y  classed a s  a low count wafer. In this ca se  scan the ent i re  wafer using the 
x-y adjustment of the mechanical s tage to reveal  successive fields. Record bubble 
emission s i tes  on the hand counter. Where extreme variations in defect densities are 
observed on a single wafer,  as sometimes occurs ,  r epo r t  only the defect density 
character is t ic  of the wafer a s  a whole, omitting anomalous regions. This may be 
done using the high count method described below. The reason for  this is that 
anomalously high regions usually a r e  indicative of local i r regular i t ies ,  such a s  
scra tches  o r  deformations in the silicon, and a r e  not generally character is t ic  of the 
oxidation procedure itself. The presence of anomalous regions, however, should be 
recorded and the sources  sought if recur ren t .  F o r  analogous reasons the outer edges 
of the wafer and the portion previously in contact with the quartz boat a l so  should be 
omitted. A correction f o r  these a r e a s  is therefore estimated and deducted f rom the 
total  a r e a  of the wafer. Divide the total count tallied on the counter by the corrected 
wafer a r e a  and r epor t  as defects/crn2. 
High counts. -- m e n  five o r  m o r e  counts p e r  field a t  50X a r e  observed proceed 
as follows: count fifteen (15) separa te  fields located .by successive x-y adjustments of 
the mechanical stage, taking c a r e  to avoid anomalous regions. Report the en t i re  tally 
a s  defects/cm2, a s  there  a r e  15.1 fields (at 50X on the Leitz Ortholux Microscope) 
per  cm2. Alternatively, count any number o r  fields not l e s s  than ten, maintaining an 
accurate  count of the number of fields. Divide the total defect tally by the number of 
fields counted, then multiply by 15.1 to  obtain defects/cm2. To obtain standard devia- 
tion, record  the count of each field independently, sum,  take the average and compute 
average percent  deviation therefrom. 
7. Turn off voltage supply and lower s tage to a point where the cel l  can be 
conveniently removed. Grasp wafer carefully with tweezers  and lay face up 
on blotting paper  to  dry. If three successive tes t s  have been performed, 
discard the methanol, which has picked up moisture f r o m  the atmosphere 
and electrolysis products f r o m  the tes t  (Note 4). At the same  time, clean 
the t e s t  cel l  and the wire  loop electrode as follows: Rinse with hydrochloric 
acid (diluted with water 1:l) to remove accumulated metal sa l t s ;  r i n se  with 
water;  r i n se  with methanol and allow to  dry ,  o r  reassembly fo r  next test 
(Note 7). If wafer is to  be reclaimed for  fur ther  investigation, allow to stand 
P O  minutes in hydrochloric acid (diluted with water 1:l) to  remove deposited 
sal ts ;  r i n se  thoroughly with water ,  then with methanol. Allow to dry in dust 
f r e e  environment. 
Performance of tes t  (decoration mode). -- In the decoration mode a wire  loop 
electrode of copper,  nickle o r  nichrome is used because the decoration depends on the 
anodic attack of this electrode. This attack may be accompanied, o r  preceded, by 
anodic oxidation of the methanol to formic acid. Thus, the metal s a l t s  formed may be 
hydrates o r  hydrated formates.  Regardless of their exact composition these sa l t s  a r e  
insoluble in the methanol and, being positively charged, a r e  propelled a s  colloidal 
particles away f rom the wire  loop anode. They a r e  attracted to, and collected by, 
cathodic s i tes  on the wafer surface,  namely, oxide defect s i tes  where silicon is 
exposed as a negative electrode. The process  is analogous to  electrophoresis and, 
for  this reason,  is often re fer red  to a s  "electrophoretic decoration. " The colloidal 
sa l t s  collect in the fo rm of rose t tes  around each functional defect, thereby providing 
an  enormously magnified marke r  a t  the defect site.  The defect s i tes  a r e  conveniently 
observed under low magnification (10X to  20X) and may be counted o r  photographed. 
Metal residues corresponding to the anode used remain  a t  the defect s i tes  even af ter  
an acid wash, a s  confirmed by electron microprobe examination. The microprobe 
therefore can be used a s  an alternative defect detection method af ter  decoration. The 
metal residues render  the decoration mode unfit for  screening purposes but convenient 
for control and documentation purposes. 
Follow steps (1) through (5) as defined for  the bubble mode test. 
6a, Turn on voltage supply. Slowly t r ave r se  the ent i re  wafer by means of the 
x-y adjustment control knobs of the mechanical stage. Continue until 
visible build-ups of metal  s a l t s  have collected around defect s i tes  (approxi- 
mately ten minutes) using the 50X magnification to monitor the process .  
7a, Turn off voltage supply and lower stage to  a point where the ce l l  can be 
conveniently removed. Carefully drain off the methanol, taking c a r e  not t o  
dis turb the decorations. Using tweezers,  gently remove the wafer f rom the 
cel l  and place face up on blotting paper to dry. Clean the cel l  and electrode 
a s  described in previous Step (7). Count the defects according to the most  
appropriate of the methods described in previous Step (6). 
For low defect densities where the ent i re  wafer is counted use wide angle 
low magnification. Alternatively, photograph the wafer a t  3X to 5X rnagni- 
fieation and perform the counting analysis on the photograph. Convert a l l  
counting data to defects/cm2. If recovery of the wafer for  other investiga- 
tions is anticipated, clean a s  described in previous Step (7). 
Safety precautions. -- Voltage: The exposed meta l  surfaces of the test  cell  and of 
the wire  loop anode and supporting a r m ,  particularly in close proximity to metal  par t s  
of the microscope, may constitute a hazard a t  a potential of 50 v dc. Apply voltage 
only during performance of the test ,  taking c a r e  not t o  touch any charged metal surface, 
Avoid touching the microscope, o r  any other metallic object, with the exposed metal 
surfaces either of the tes t  ce l l  o r  the wire  loop anode. Always check for  c learances 
before turning on voltage. Avoid touching the tes t  ce l l  directly with the wire loop 
anode while potential is applied. Sparks a r e  produced which damage the plating of the 
tes t  cell. 
Hydrofluoric Acid: Concentrated hydrofluoric acid is a highly caustic liquid, 
penetrating the skin rapidly and causing deep and painful wounds. It a lso ac ts  a s  a 
systemic poison. Use only in a hood provided with adequate r insing facilities, Use of 
rubber  gloves is not recommended unless a rigid glove inspection procedure pr ior  to' 
use  is adopted. 
Solvents: Avoid extended o r  copious inhalation of methanol vapors which a r e  
poisonous. Similarly avoid inhalation of trichlorethylene which may induce temporary 
'black-out " and has been known to cause l iver  damage. 
Precision 
Repeatability generally is within five percent with one operator and one apparatus 
except fo r  very thin oxides. With different operators  using the same  apparatus 
reproducibility may vary  as much as 20 percent but can be brought down to around 
five percent with careful coordination and duplication of tes t  conditions. Reproduci- 
bility on different apparatus is not known. 
Accuracy 
No assessment  of accuracy can be made without an exact definition of what 
constitutes an oxide flaw. Such flaws can be defined functionally on the basis of 
dielectric breakdown during sys tems use. Such breakdowns, however, a r e  determined 
by the path length and the applied voltage, fac tors  which cannot be standardized. The 
tes t  method likewise makes use  of dielectric breakdown a t  the s i te  of the oxide f law,  
standardized empirically a t  a potential well below the dielectric strength of the oxide 
but high enough to constitute a significant indicator of oxide quality. In general this 
potential will exceed by some variable amount the gradients to  be encountered in future 
sys tems use. Accuracy, therefore,  will tend to e r r  on the positive side in inverse 
proportion to  the r igo r s  of use conditions. 
Dimensional Limits 
Defect s i ze  resolution is estimated a t  0.5 C( on the basis  of electron microscopic 
evidence. Gas polarization a t  very small .defects often interferes  with their detection, 
Notes 
1. Adjustments in voltage may be required for  other variations in tes t  conditions 
(see Note 4) o r  for  samples  where the oxide layers  a r e  extremely thin. 
2, Gentle wiping of a n  oxide surface with a cotton swab has been found to  
increase the defect count, probably by mechanically dislodging some si l ica  
f rac ture  chips that would otherwise except detection. 
3 ,  Do not remove ent i re  back oxide, a s  this introduces warp  in the wafer and 
increases  the density of observable defects in the remaining oxide layer.  
4, Anhydrous methanol absorbs moisture f r o m  the a i r  and should be replaced 
periodically, a s  detailed in Step (7), r a the r  than made up to volume with 
incremental additions. Moisture, and accumulated electrolysis products, 
tend to increase  the conductivity which r e su l t s  in increased fields a c r o s s  the 
oxide under test. Voltage adjustments which could be used to offset these 
effects cannot be accurately selected on the basis of percent information. 
5, The spacing of 300p was selected to bring the wafer surface into focus a t  50X 
when covered by methanol to the total cup depth. The spacing is somewhat 
a rb i t r a ry  with respec t  t o  actual cur ren t  flow and total defect count, effects 
which a r e  governed mainly by defect diameter and f luid t ransport  to the 
cathodic silicon surface. Recent evidence indicates the spacing may vary by 
a s  much a s  -30 and +300 percent without seriously affecting the analysis,  
6 ,  Identified by gas chromatography. 
7 ,  Exercise  extreme c a r e  in preventing contact of acids o r  acid fumes with the 
microscope. Conduct a l l  acid t reatments  a safe  distance f rom the micro- 
scope, preferably in a hood. 
APPEND l X  B. STRESS I N S l 0 2  LAYERS 
B- l .  EVIDENCE OF MECHANICAL  STRESS A S  A CAUSE 
OF DIELECTRIC DEFECTS I N  S I L I C O N  D I O X I D E  LAYERS 
The presence of compressive s t r e s s  in  room temperature specimens of silicon 
dioxide grown on silicon at elevated temperatures has  been previously recognized 
(Ref B-1). The effect of this s t r e s s  has been considered insufficient to affect the band 
gap and, therefore, the performance of planar silicon devices passivated by such 
oxide layers (Ref B-2), and correlations with other effects, such as  the presence of 
interface surface states, have been regarded as  purely conjectural (Ref B-3)- More 
recently the existence of residual mechanical s t r e s s  i n  oxide layers grown on silicon 
has been confirmed (Ref B-4), and evidence has been advanced implicating this s t r e s s  
in the formation of structural defects in the oxide that a r e  susceptible to dielectric 
breakdown under the influence of a potential gradient (Hef B-4, 5). Such defects have 
the practical effect of severely limiting the fabrication of large a r e a  planar arrays 0x1 
a single silicon chip. Until now no single definitive experiment associating oxide 
dielectric defects with mechanical s t r e s s  has been performed. 
Compressive s t r e s s  in grown silicon dioxide layers originates in the fact that 
the coefficient of linear thermal expansion of silicon is a factor of -10 higher than 
that of vitreous silica, and in the fact that oxide layers a r e  grown a t  temperatures 
21000 C followed by cooling to room temperature. Therefore, an etching test  for 
defects on freshly grown oxide prior to cooling, followed by a decoration test  (Ref B-4) 
of defects present d t e r  cooling, should yield a direct indication whether a correlation 
exists between dielectric defect incidence and thermal contraction-induced mechanical 
s t ress .  
Eight mechanically polished silicon wafers with (111) surfaces were oxidized in 
a conventional processing furnace in  a 1:l 0 2 / ~ 2  atmosphere. Water vapor was 
carr ied by the 0 2  s t ream from a reservoir  maintained at 100 C. e treatment was 
continued for 1.5 hours a t  a temperature of 1150°C producing 8000 P vitreous oxide 
layers a s  determined subsequently be conventional optical interference technique, 
Water injection then was discontinued and HC1 gas introduced into the N2 line at a flow 
ra te  sufficient to provide a 0.1 mole ratio in  the process gas. However, residual 
water in  the system was present during this treatment. Vapor phase etching in this 
ambient was continued for  ten minutes followed by a forty-minute flush with N2 alone, 
Wafer temperature was held constant within iO.5 C during the entire sequence, after 
which the oxide-coated wafers were cooled to room temperature in  an iner t  ambient, 
Dielectric defects in  the oxide layers of each wafer were revealed by a previously 
developed (Ref B-4) electrophoretic decoration procedure. The defect locations 
appear as  roughly circular deposits as shown in Figure B-1. After photographing 
and counting the defects on each wafer, the decorations were removed with an acid 
r inse and the vitreous sil ica layers with hydrofluoric acid. The thoroughly cleansed 
wafers were then examined microscopically for etch-pits that may have formed in  the 
silicon during the HC1 treatment. 
The results of electrophoretic oxide defect decorations a r e  given in Table B-1, 
However, in  all of the wafers only one etch-pit in  the silicon was found by microscopy 
after removal of the oxide layers. A photomicrograph (Nomarsky phase contrast) of 
the etch-pit is shown in the center a r ea  of Figure B-2. This etch-pit'correspoPmds to 
Figure B-1. Oxide Defect Decorations on Silicon Wafer Specimen No. 4 
of Table H-1 (outer diameter 2 .3  cm) 
Figure B-2. Etch Pit in Silicon (center) and Surrounding Structure 
(outer diameter 600 microns) 
TABLE B-1 
OXIDE DIELECTRIC DEFECTS LOCATED BY ELECTROPHORETIC: DECORATION* 
Wafer Specimen Total Defects 
Total 
*Procedure given in Reference B-4. 
one of the total of 195 decorated spots and may have originated from one o r  more 
lapping gri ts  originally embedded in the wafer. At present, the crow-fool s tructure 
surrounding this pit is an unexplained experimental artifact. However, this pattern 
has been observed previously (Ref B-6) in studies of HC1 etching a t  1150 C through 
oxide "pinholes deliberately introduced by photolithographic procedure. 101 these 
previous studies a five-minute rather  than a ten-minute treatment with HC1 was  used. 
The structure appears to adopt a three-fold symmetry pattern induced by the (111) 
surface orientation and may be a region of redeposited (epitaxial) silicon. No evidence 
of the more characteristic triangular etch-pits was found. 
It is clear  from the foregoing results  that there is a better than 99 percent 
correlation between the formation of silicon dioxide structural defects and the process 
of wafer cooling from >I000 C to room temperature. The only obvious origin of this 
effect is the thermal contraction mismatch between the r e s ~ e c t i v e  layers, A sub- 
stantial amount of l e s s  direct evidence exists (Ref B-4, B-5) in support of this 
conclusion. 
Thanks a r e  due Dr. P. J. Besser  and T. E. Hagey fo r  experimental support, and 
to NASA-ERC for funded support under Contract NAS 12-4. 
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B-2. M E A S U R M E N T  OF COMPRESS I V E  STRESS 
I N  OXIDE LAYERS 
The compressive s t resses  associated with oxide layers of various thicknesses 
and defect densities a r e  listed in Table B-2. Determinations were made by 
Proficorder tracing arranged to give both the step thickness of an etch mark and the 
delta curvature, o r  deflection, over a given trace distance produced by removal of an 
oxide layer. From the deflection data the compressive s t ress  is  computed using the 
following relation: 
where Es is the modulus of elasticity of silicon (27.3 x l o 6  psi), Zs and Z, a re  the 
thicknesses (inches) of the silicon and oxide layers respectively, ds is  the deflection 
TABLE 3-2  
CORRELATION OF DEFECT DENSITIES WITH OXIDATION AND STRESS 
Defects v s  Stress 
(No. /wafer) 
w 
No 1 nil1 1 Partial 
Stress" ~ t r e s s b  Stresse 
Measured 
stressd 
(]Psi x 10-3) 
a. Silicon etch pit count produced before cooling. 
b. Decoration count after cooling. 
c, Decoration count after removal of back oxide layer. 
d. By Proficorder trace method described in text. 
produced by oxide removal and 1 is the length of Proficorder traverse,  yielding the 
compressive s t ress ,  0 0, in psi. Mutually perpendicular Proficmder traces were 
made on each wafer. 
Er ro r  ig these measurements arose from two sources: s tep thickness determina- 
tions (+250 A) and curvature irregularities in about 50 percent of the Proficorder 
traces. The thickness e r ro r  is apparent from Table F-1 where the calculated s t resses  
deviate from the average most for  the thinner oxides (i. e. , where the measurement 
e r ro r  is proportionately greater). There i s ,  however, no apparent change in s t ress  
with oxide thickness, a s  was deduced earl ier  from more limited evidence. Curvature 
irregularities were dealt with by a rea  summation technique applied to the regions 
enclosed by the pre- and post-oxide removal curve traces. This resulted in an 
improvement of about 50 percent (to 6.4 percent) over earl ier  computations. 
The m a ~ i t u d e  of the compressive s t ress  in the oxide (4 x lo4  psi) is considered 
substantial enough to rupture a large proportion of existing thin spots in the oxide in 
cooling from the oxidation temperature. Other thin spots, although fractured, may 
be held together by the residual compressive s t ress  and escape detection by electro- 
phoretic decoration. These spots appear in turn to be opened up (i. e. ,  they become 
detectable by decoration) by the convex curvature and relief of s t ress  introduced by 
back oxide removal. The convex curvature i s ,  of course, readily apparent from the 
Rofieorder traces. 
APPENDIX C. EFFECT OF HYDROGEN ON INTEGRATED 
CIRCUIT PERFORMANCE 
Present  process control of packaging techniques is inadequate in several 
respects and fosters a variety of modes of failure. These include variations in gas 
ambient compositions, nonhermeticity, corrosion of leads, inferior heat sinks and 
cracked dice. These problems often a r e  interdependent and augment each other o r  
additional failure modes. Nonhermeticity may contribute to variations in package 
ambients and corrosion of leads; inferior heat sinks may contribute to cracked dice, 
degradation of h F ~  and metallization mass  transport, all of which a r e  current 
reliability problems. Associated with the problem of nonhermetic package i s  the 
lack of an adequate gross  leak test. The objective of this investigation i s  to locate 
the sources of these problems in process control techniques and to seek remedies 
therefor. 
Previous program activities in this a r ea  have been limited mainly to the 
analysis of package ambients and the investigation of the effects of certain of these 
gases on transistor function. Using mass  spectrometric and gas chromatographic 
techniques a large variety of gaseous species were detected in the packages of 
t ransis tors  and integrated circuits. It was shown that the presence of moisture 
seriously affected the low temperature performance of mesa transistors but not of 
planar transistors.  It also was shown that baking for  limited periods in a hydrogen 
ambient produced irreversible increases in the betas of some groups of t r a n s i s b r s  
but not in others. General conclusions could not be reached because of the limited 
sampling and the insufficiency of available process histories. 
Improved facilities were established for similar investigations on integrated 
circuits providing considerable flexibility in the selection of tes t  ambient compo- 
sitions, temperatures and pressures .  Investigations also were extended to the major 
problems indicated above. The general approach to these problems consisted of 
examining current practice for clues to the process origins of component defects 
followed by chemical and instrumental failure analysis by established procedures, 
Environmental testing on a f i r s t  group of integrated circuits was inconclusive 
a s  a result  of poor versatility of the external circuitry. A second group of 15 type 
947 GPA integrated circuits were selected and prepared for environmental testing 
using an improved electrical connection network which permitted both beta and voltage 
breakdown measurements on the output section without the need to rebond any compo- 
nents inside the package. However, four separate connections were needed for each 
device which limited the number inside the vacuum chamber to seven plus two controb 
devices. 
The devices were placed on a special pyrex platen grooved to accept each 
device lead in a separate 0.010 inch deep by 0.025 inch wide slot (Figure C-1). ~oldb- 
plated Kovar 0.003 by 0.010 inch ribbon lead wires  connecting the devices to the 
bakeable high vacuum feed-through connector inside the chamber were attached to the 
devices by thermal compression welding. Exact positioning of each device and lead 
wire on the platen was maintained by pyrex cover plates mechanically clamped to the 
base platen. Location and clamping i s  such that s t r e s s  loads a r e  not applied to 
Figure C-1. - Integrated Circuitry Mounted on Paper Platen 
either the device o r  lead. Insulation of leads between the vacuum feed-through 
connector and platen was teflon sleeving which had been punctured along each length 
to reduce vir tual  gas loads. This new mounting configuration eliminated the use of 
any bonding adhesives to attach either the devices o r  connecting leads. 
It was  found necessary to develop special methods of delidding and lead bonding 
to eliminate mechanical failures due to handling. These problems were solved by 
constructing a special furnace for freeing the lids from the packages and by adapting 
a spli t  tip welder of Autonetics design to the bonding process. Electrical tests on a 
group of five I C t s  performed before and after the applications of both techniques 
revealed no change in BVceo, BVcer and beta, thereby establishing nondestructive- 
ness  of the procedures. 
The initial test  sequence adopted for nine Norden IC's was designed to approach 
ambient survival. limits cautiously. It was found that moderate heating in vacuum 
($00 C and 150 C) produced no significant change in the room temperature character- 
istics although large changes were noted a t  the elevated temperatures. The 
reversible nature of the high temperature effects indicate generally good device 
s tabil ity . 
In a second test  sequence, the nine IC's (two of which remained lidded) were 
thermally cycled from room temperature to 150 C in vacuum and in "forming gas" 
(15 percent H2 and 85 percent N2). Only two of the devices (both delidded) survived 
this treatment, both of which returned to their original room temperature character- 
istics. The performance (average beta) of the two devices is plotted in Figure C-2 
as a function of ambient treatment and indicates that an ambient of 15 percent hydrogen 
a t  150 C produces no irreversible change, even under a constant electrical load of 
potentially destructive magnitude. This resul t  once again suggests that the effects of 
hydrogen on the characteristics of most  planar devices is largely insignificant, 
Figure C-2 also indicates that high temperature performance in the presence of 
hydrogen is scarcely different from that in vacuum. 
Optical examination of the seven failed devices revealed that failure invariably 
occurred a t  the transistor emitter-to-pad metallization (Figure C -3). The failure 
mode was an open circuit produced by fusion and parting of the metallization, followed 
by contraction of the molten metal by surface tension into a module adjacent to the pad 
bond. The evidence indicates excessive heat generation in the vicinity of the ernitter- 
base region combined with inadequate dissipation. It also appears possible that the 
failures may have been initiated by pr ior  mass  transport of metallization because the 
devices had endured previous periods of treatment a t  150 C under the same current  
load without evidence of change. The two lidded devices not exposed to hydrogen 
suffered the same failures. 
The two unlidded devices that survived the above thermal treatments were 
remounted on the Pyrex platen a s  shown in Figure C-4 and reinserted in the environ- 
mental tes t  chamber shown in Figures C-5 and C-6. In this figure the right-hand 
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cylindrical structure, mounted with thermocouples and heating tapes, is the 
assembled test chamber containing the devices and the left-hand cylindrical structure 
is the ion pump. Roughing pump, trap and gas metering devices a r e  nod shown, 
Thermal treatments to 350 C under vacuum and zero bias were conducted on the two 
IC7s with the results shown in Figure C-7. All electrical measurements were made 
after cooling the chamber to room temperature but under continuous vacuum. The 
350 C bake in vacuum was followed by a six hour treatment with forming gas a t  $50 C, 
The upper curves (P-8 and P-13) in Figure C-7 represent the individual betas of the 
respective outboard transistors while the lower curves represent the combined betas 
simultaneously measured. It is seen that the individual betas a re  much more sensitive 
indicators of the effects of these treatments than the combined betas, SpeeSieally, 
the individual betas drop significantly above 300 C. Heating in forming gas, however, 
tends to revive them, suggesting that the reason for the degradation in betas is a gas 
desorption process under vacuum a t  elevated temperatures. Rebaking the devices 
under vacuum again produced a drop in beta showing the process to be reversible, It 
was found in subsequent experiments that the transistor betas could be compleb%y 
revived by baking either in a pure nitrogen atmosphere o r  a pure hydrogen atmosphere, 
thus eliminating hydrogen a s  a unique agent in the recovery of t r ans i sb r  betas, It is 
worth pointing out that this effect of hydrogen was observed on an earl ier  group of 
transistors a s  indicated in the second paragraph of this section. It is possible that 
this former group of transistors may have been vacuum baked prior to sealing, and 
that baking in nitrogen might have accomplished the same effect as hydrogen, 
Figure C-7. - Effects of Vacuum and Forming Gas on Beta a t  Elevated Temperatures 
A second p o u p  of five identical IC1s was baked in nitrogen ambient without 
prior vacuum treatment, The baking was conducted a t  succe~sively increasing 
temperature intervals with room temperature electrical testing after each bake. The 
final bake was at 525 C for nineteen hours. Except for one IC, which succumbed a t  a 
375 C treatment (emitbr/base short), these devices endured the entire sequence with- 
out significant degradation of room temperature electrical characteristics. Thus i t  
was established that the thermal exposures used in earl ier  experiments were not 
excessive with r e s p e t  to ambient temperature alone. 
On the basis of present and earl ier  results it  appears that the effects, if any, 
of hydrogen ambients on planar devices a r e  curative rather than degradative and a r e  
not likely to occur a t  significant rates except a t  well above use temperatures. It also 
appears that hydrogen is not unique in this respect and that improvement in betas 
after vacuum baking may be effected by other "inert" gases, such a s  nitrogen. The 
precirse reason for the effects of vacuum baking a r e  not known a t  this time but should 
be fur ther  investigated in view of the deep space nature of NASA missions. 
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APPENDIX E. HYDROGEN I SOTOPE INVESTIGATION 
OF PASSIVATION SILICON OXIDES" 
BY 
J. E. MEINHARD 
AUTONETI CS, A D I V  I SION OF NORTH AMER I CAN ROCKUIELL 
CORPORATION, ANAHEIM, CALIFORNIA 
The silicon dioxide passivation layers utilized for dielectric isolation in planar 
silicon devices a re  subject to two general types of failure: dielectric anomalies which 
give r ise  to shorts between metallizations and the silicon substrate, and field induced 
accumulations of positive charge which produce inversion in bipolar transistors and 
gate threshold voltage instability in MOS-FET1s. The present study attempts to shed 
light on the latter problem by identifying positive charge accumulation with the 
electromigration of specific positive ions. 
Conventional thermal oxidation procedures employ a small propoE"tion of stearn 
in the process as  to promote favorable mechanical and dielectric propelrkies in the f resulting oxide . Although these procedures a r e  conducted at  elevated temperabres 
(1000-1200 C),  opportunity nevertheless exists for the oxide entrapment s f  hydrogen 
derived from the steam. This can be understood from the schematic representation 
of the process postulated in Figure E-1. Most of the initially produced --- Si-0-H 
groupings should interact with equivalent nearest neighbors with the elimination of 
water and the formation of Si-0-Si bridges. A small proportion of such groupings, 
however, will be.isolated from reactive neighbors in the process and will remain 
randomly distributed in the oxide. The residual --- Si-0-H groupings may be 
regarded a s  acidic sites capable of releasing protons under the influence of an applied 
electric field, o r  of exchanging protons for other monovalent cations, such as sodium 
ions, analogous to the function of ion exchange zeolites. The density of residual acidic 
sites will then be a function of the base concentration (HOH, NaOH) present during 
oxidation, and they will act a s  reservoirs of positive ions which may contribute to the 
inversion phenomenon. 
In order to demonstrate whether residual hydrogen was present in the oxide a 
tritiated oxidation run was performed on boron-doped high resistivity silicon wafers 
using one gram of water containing 100 5 5 millicuries of tritium. Oxidation was eon- 
ducted at  1150 C in the apparatus shown schematically in Figure E-2. Gases were 
metered and purified by conventional means using an N2:02 flow ratio of 3: 2. Tritium 
labeled water was picked up by the 02  stream from a reservoir maintained at 95 C 
This reservoir was a single, bypass fitted U-tube of sufficient internal diameter to 
permit evaporation of the water without mechanical cardry-over by the gas stream, 
The process was timed to produce approximately 2000 A of oxide on the wafers which 
utilized the entire charge of water in the reservoir. The entire procedure was 
designed to duplicate a s  closely a s  possible conventional methods of silicon oxidation 
for planar devices. 
'~el ivered at  the Electrochemical Society Meeting, Cleveland, Ohio, 3 May 1966. 
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Several technOiques were used to measure the level of tritium present in the 
trsakd samples, A 2 IT counter was employed without any indication of H3 activity. 
Similar results were obtained with a liquid scintillation counter. A 4 sr counter was 
then utilized with the results given in Table E-1. The plus-or-minus value represents 
one stan&rd deviation determined from counting statistics only. In this ease, this 
represents an 82-prcen probability that H3 was detected. An approximate hydrogen a Bevd of a t m s / c m  in 2000 %L of oxide was tentatively inferred from this result. 
TABLE E-1 
TRITIUM ACTIVITY IN OMDE DERIVED FROM 100 MC/GRAM WATER 
r 1 
Counting Total 
Time, Minutes Counts per N t Minute Coun s I 
Background 450 52667 
Treated Disc 913 108054 1.32 k 0.93 
In view of the somewhat inconclusive nature of these results, it was decided to 
examine the oxide for other impurities that might displace hydrogen from the oxide 
matrix and to repeat the experiment using a higher tritium activity. Sodium ions were 
sought, therefore, by neutron activation analysis of a five-wafer sample. An addi- 
tional five-wafer sample from which the oxide had been stripped also was activated. 
The composih s m p l e s  and a sodium standard were irradiate 1/2 h ur  a t  250 kw in a 
Mark 1 TRIGA reactor with a thermal neutron flux of 1.8 x 10P2 sec-l. The 
activated oxide was stripped off the first  sample, concentrated by evaporation, and 
counted overnight in a NaI well detector coupled to a multichannel pulse-height 
analyzer, The irradiated sodium standard was counted in identical geometry. The 
2.75 Mev photspak of ~a~~ was used for analysis because of the comparative freedom 
from interference by other residual activities (e. si3 present in the samples. 
Other peaks attributable to Au198, C U ~ ~ ,  and MnE6 L s o  were founcla The etch solution 
concePinLsab (O.9799g) was found to contain 0.0196-0.004 u Na which indicates an 
53 average concentration of approximately 8 x 1017 atoms/cm in the original oxide 
Sodium in the stripped wafers was found to be indistinguishable from a slight cug4 
backgromd indicating a level 5 0.73 ppb, o r  4 x 1013 atoms/cm3, Na in the original 
silicon. I t  tvas presumed from these results that the sodium in the oxide originally 
bad hiled out of the quartz tube during the oxidation o r  had been introduced by the 
gas stream, 
The Lsitim labeled oxidation was repeated with the following modificatioils: 
1, On the day prior to the run, the quartz reaction chamber was purged 8 hours 
at 1200 C with an 0 2 / ~ 2  mixture containing EIC1 in an attempt to extract out 
available sodium (as NaC1) from the quartz surfaces. The quartz wafer 
holder also was included in this treatment. 
2 ,  Specific activity of tritiated water was increased to 1 curie/gram. Total 
quantiw remained 1 gram. 
After initial purging prior to the oxidation, the o ~ / N ~  carrier gas flow was 
reduced to a negligible value (about 5 ml/min) , while the tritiated water was 
distilled into the reaction chamber. When transfer of the water was corn- 
plete (about 40 min) , gas flow was shut off producing an open-ended static 
system. The intention here was to extend the catalytic effect of the water 
for a longer period while maintaining the selected ratio of oxgrgen to 
nitrogen. The volume of the system was such that the uptake of oxygen by 
the silicon would have a negligible effect on this ratio. 
4. Treatment waos prolonged (to 2.5 hours) in order to produce thicker oxide 
(9000-10,000A) and a more significant sample activity. 
O~ide~thickness on the treated wafers was estimated visually to be uniformly 
about 9000 A and confirmed interferometrically at  9140 A. Net area of wafer surfaces 
was 3.38 em2 per side, giving an oxide volume (2 sides) of 6.19 x 10-~cnn~/s l ice ,  
Four wafers (of a total of 24 treated) were counted using 4-.rr geometry with an 
estimated counting efficiency of 50 percoent. The loss of 50-percent efficiency was due 
to the combined absorption of the 9000 A oxide layer on both sides and the 10,000 A 
sample support film on one side of the sample. Calibration for t r i t i m  was derived 
from a pol methylmethacrylate H~ standard from New England Nuclear Corporation. z The net H count rates of the four samples had a standard deviation of about 1 pereed 
1 3  of the value in each case. The atomic ratio of H :H in the tritiated water employed 
was 3390:l. Total hydrogen content in the silicon oxide of each wafer, computed from 
the observed count rates and the data given above is presented in Table E-2 . 
TABLE E-2. 
TRITIUM ACTIVITY IN OXIDE DERIVED FROM 1 CURIE/GRAM WATER 
1 I 
Net CPM, DPM H~ H~ Atoms Total H Atoms Total H Moms 
Sample Total per cm2 per cm2 per em 2 per em3 
Average 2 . 7 *  0 . 7 ~  10 l2 2.9+0.7x10 1 16 
The spread in these results is somewhat higher than expected and difficult to 
explain inasmuch a s  differences in oxide geometry (i. e. , wafer area and oxide thick- 
ness) were relatively insignificant. However, this variation could not be attributed 
to differences in surface absorption of tritium labeled water because the oxidation 
run was terminated by a tracer-free nitrogen purge in excess of 1 hour at the oxidation 
temperature. Entrapment of hydrogen during formation of the oxide a t  1150 C! was 
thereby established. 
The last three specimens given in Table E-2 were re-assayed for beta activity 
in the 4- sr c o m b r  after 550 hours exposure to a laboratory environment ranging from 
20- to 40-percent relative humidity. 
The average hydrogen concentration in the oxide layers was found to be 
relatively unchanged, a s  shown in Table E-3, indicating negligible exchange of the 
tr itiw with ambient moisture. 
TABLE E-3. 
TRITIUM EXCHANGE WITH HUMID ENVIRONMENT 
Net CPM, Total N Atoms 
Sample Total per em3 Average 
Assay for sodium in the oxide layers of these wafers was then carried out by 
the neutron qetivation method previously described. The average sodium popuiatibn 
was fomd to be I. 1 x 1018 atoms/cm3. This result is  not substantially different from 
that obsemed in the first tritiated oxidation sample, and the HC1 pretreatment was 
deemed ineffective. 
B e k  assay on the remaining 20 wafers was performed 5 months after their 
initial t r eaben t ,  Results a r e  compared with earlier assays in Table E-4. 
TABLE E-4. 
STABILITY OF TRITIUM LABELED PASSNATION OXIDE 
257 59 
* Corrected for radioactive N3 decay 
Loss oh. adiviLy due to H3 exchange with the environment cannot be inferred 
from the last entry because of the spread in results (about 33 percent). Nevertheless, 
a wrapper (pa es) from one of the specimens was analyzed in  the 4--rr counter. No 3' evidence s f  H e x c h g e  was detected. 
Tritium activity distribution likewise was examined for internal eomsisbney by 
inverting the first three wafers (of the group of 20) on the aluminized mylar suppo~ 
film and recounting. Deviation of beta activity between opposite sides was found to be 
relatively insignificant compared to deviation between wafers, as  shown in Table E-5, 
TABLE E-5. 
BETA ACTIVITY VERSUS COUNTING ORIENTATION 
I 
It was concluded from these results that significant amounts of hydrogen are 
retained in the oxide matrix if steam is present in the oxidation process gas, and 
that it does not exchange readily a t  room temperature with covalent1y bonded ambient 
hydrogen. 
In order to investigate whether hydrogen trapped in passivation oxide was 
capable of contributing to inversion, fabrication of thirty small geometry pnp planar 
silicon transistors was requested from an established manufacturer* prepared under 
identical conditions except that the initial oxide on half the specimens was grown in 
the presence of 99-percent D2O. These devices were subjected to inversion stress 
(temperature and collector-base reverse bias) and the kinetics of inversion recovery 
(baking at  timed intervals under zero bias) determined. Thermal activation energies 
of recovery were calculated from the kinetic data according to a previously described 
method2, and the results for hydrated and deuterated specimens compared. A greater 
activation energy was expected to be associated with the diffusion of %he isotope of 
higher mass. 
All 30 of the transistors were electrically good as-received. Their response Lo 
inversion stress,  however, was variable. Consequently, they were subjected to  initial 
ini.ersion s t ress  of 200 C a t  40 VCB for various lengths of time in order to classic 
them in terms of usefulness for recovery experiments. In order to be useful, the 
inverted device was required to show a leakage about 1 x lo-' amps (with available 
instrumentation) and have a region where ICBO was independent of voltage, This would 
indicate surface leakage a s  distinguished from bulk leakage. Of the 30 specimens, 
only eight were found to undergo inversions suitable for study, five of which were 
deuterated. 
*Fairchild Semiconductors 
The group of eight transistors was subjecte,d to two complete evaluations, each 
of wKeh "evolved from four to eight inversions and recoveries. The thermal activation 
energies associated with the recoveries a r e  presented in Table E-6. Results from the 
first t reament  hdicate that the deuterated values may be higher than the hydrated 
values, as e ~ e c t e d ,  but the spread in results does not permit definite conclusions to 
be drawn, The aeLivation energy of the last  listed result may, in fact, be a result of 
a trace of s o d i m  for contamination rather than deuterium, OlniGting this value, the 
remaining four deulerated samples yield an average recovery activation energy of 
0,67 * 0,06 cv, 
TABLE E-6 
INVERSION RECOVERY KINETICS OF RATED AND DEUTERATED TRANSISTORS 
Process Steam, Thermal Activation Energy of Recovery (e. v. ) 
Initial 
O~CQation Firs t  Treatment Second Treatment Third Treatment 
Average 0.79 rt 0 .19 
Results horn the second treatment appear to be generally more uniform between 
the two groups but a r e  more erratic. Assuming that inversion is produced by an 
eleetrsc'laemieali transport of positive ions, one might also expect a contribution from 
electrode processes. Discharge of such ions in the form of neutral species a t  the 
eathodla: surface would tend to remove them from participation in the charge transport 
process, If more than one type of ion is present in the rigid Si02 electrolyte, their 
rat"d;ios should change in succeeding inversion treatments, thus introducing variations 
in the kinetics of inversion recovery. Moreover, the deuterium, undoubbdly present 
as a mimr compwent since it was employed only in the first oxidation, should discharge 
and escape by n o m a l  diffusion ultimately into the can atmosphere leaving residual 
normal hydrogen a s  the major participant. This type of proton transport in Si02 has 
h e n  eonsidered in debi l  previously by collins3. Thus, the increasing spread in 
results and the apparent decrease in difference between the two isotopic groups with 
succeedhg inversions can be explained. Additional evidence of these effects is 
indicahd by the third inversion recovery treatment on the last  deuterated specimen 
@ven in Table @-6. 
It can be concluded from these experiments that hydrogen is definitely trapped 
in conventional steam grown silicon dioxide, that the phenomenon of inversion 
probably is electrochemical in nature, and that hydrogen ion migration probably is 
a contributing factor in inversion. 
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F iwre  E-1. - Interaction of Water With Silicon (Schematic) 
Fiprs E-2. -Silicon Wafer Oxidation Equipment (Schematic) 
APPENDIX F. INVERSION HARDENING: NASA TECH BW IEF 67-10176 
Evidence is presented in Table F-I to show that repeated inversions a re  capable of 
producing llinversion hardening" in planar transistors. This effect is potentially 
desirable because it reduces the possibility of long-term drift in transistor performance. 
Thus inversion hardening may be of some utility in deep space missions where reliable 
transistor function is needed over extended periods of time. 
It should be recognized that these data a r e  preliminary in nature and do not 
necessarily represent the maximum inversion resistence that may be possible with 
this technique. It also is evident from the data that considerable variability in response 
to the treatment exists between transistors. This variability could be rased fo r  
screening purposes in selecting components for missions of long duration. Some 
transistors, of course, show no initial tendency to invert, which indicates good process 
control in their manufacture. Further investigation of inversion phenomena i s  required 
before this effect can be assigned a mechanistic model. 
TABLE F,-1 
INVERSION HARDENING OF 2N2412 SMALL SIGNAL P N P  TEMSISTBSIRS 
Initial Total Time Final 
Inversion Under Inversion 
Leakage ' Number of Inversion Leakage 
Unit ("a) * Inversions (hours) ** (na) * 
96 17.4 8 4 
96 375 5 8 
6 5 0 None 
2 34 58 
2 27 7 2 
96 25 5 0 
4 1 . 6 5  5 3 
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APPEND IX G. EPR INVESTIGATION OF THERMALLY GROWN Si02 
Introduction 
The employment of integrated circuits in electronic systems has shown that a 
major failure mode is excessive current across reverse biased p-n junctions, The 
two main conditions that cause this excessive current a r e  silicon surface inversion 
and contamination of the passivation oxide surface. Silicon dioxide is almost univer- 
sally used for surface passivation . The basic problem is one of oxide puri%-gi and its 
control during the processing of the integrated circuits. The thermal ox ida~on of the 
silicon surface has been found to induce a negative charge near the silicon surface 
causing it to become more n type. This is thought to occur by charge trapping in fast 
states related to chemical impurities or structural defects in the interface region and 
in slow states related to oxide impurities. Several oxide models have been poshlated 
in the literature to explain the integrated circuit surface inversion problem. These 
include oxygen vacancy migration, impurity redistribution during oxidation, me ta l l l~  
ion migration, hydrogen or  hydroxyl ion migration, oxide surface charge separation, 
precipitation near bulk oxygen, interface states, and a heterojunction formation, 
Several recent review articles describe these in detail (Ref 6-1, 6 -21 ,  A eornpre- 
I hensive bibliography was recently published (Ref G-3).  The defect structure of silicon 
dioxide showing its complexity is  shown in Figure G-1 (Ref -6-4). 
In this study, electron paramagnetic resonance has been used on thermally 
grown silicon dioxide to investigate the oxygen vacancy model. Four resonance sig- 
nals have been detected from silicon dioxide samples prepared under various condi - 
tions of temperature, ambient, and chemical contamination. These data wrere taken 
a t  the X-band frequency of 9 . 3  GHz and 3400 gauss using a dual cavity operating 
between -180 C and +300 C. In addition to the known silicon line at  g = 2,006, several 
others have been found after oxidation of both intrinsic and extrinsic silicon powder. 
These have been associated with sodium or  fluorine retention in the oxide and hydrogen 
entrapment. Signals also were obtained from single crystal samples with high puriLy 
aluminum vacuum deposited over the oxide. This resonance may be due Lo oxgrgen 
vacancies generated by an electrode reaction between the aluminum and the oxide, 
Silicon Dioxide Sample Preparation 
The silicon crystals used for oxide growths in this study were obtained in wafer 
form from major suppliers. They were either chemically or mechanically polished 
prior to oxidation. A wide range of resistivity was used, which inelladed acceptor 
type (boron), donor type (phosphorus), and intrinsic material. These parameters a re  
listed in Table G-1. Single crystal samples, with various oxides grown up 't&l 20,000 
thickness showed no resonance absorption, so powdered samples were then used, The 
powdered samples provide a much larger ratio of silicon dioxide to silicon for the 
sample tubes used in the resonance cavity. A few oxide samples were made om float 
zone silicon while most were on the more common Czochralski type. From the reso- 
nance data, it was shown that the signal characteristics found depended only on the 
oxidation method and not on the silicon resistivity o r  type dopant. No signals, 
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TABLE G-1 
SILICON MATERIAL PARAMETERS OF SAMPLES USED FOR OXDE GROWTH 
Monos ilicon 
0,004 - 0 ,OO 
however, were found using the heavily doped 0.004 ohm-cm silicon material which is  
most likely due to the large microwave energy losses expected in a conductive 
material. 
The oxides studied here were thermally grown by the conventional methods being 
used for integrated circuit manufacturing. The silicon was usually oxidized at temp- 
eratures between 1100 C to 1150 C in dry oxygen or  wet oxygen. The water bath 
temperature was a t  99 C for the steam orwet oxide growth. The silicon powder was 
usually etched in HF, rinsed with deionized water, and dried in a nitrogen stream, 
The powder was carried in a small quartz boat inside the furnace. For the wet oxide 
growth the silicon was usually exposed to dry oxygen and dry nitrogen for  5 minutes 
at 1150 C before introduction of wet oxygen for various growth periods. The oxidation 
time was used to control the oxide thickness. For wet oxides the period was usually 
extended to 6 hours because resonance signals recorded on thinner oxides had less 
intensity. For dry oxides the oxidation period was extended to 90 hours to achieve an 
equivalent t ickness. These two methods gave oxides of thickness beheen  14,800 
and 18,000 h . For comparative data a single crystal of silicon was s o m e t h e s  placed 
near the powder samples during oxidation. Capacitance - voltage measurements were 
made on these single crystal oxide samples after oxidation. Weight measurements 
were also made before and after oxidation on a few of the initial samples. 
After resonance data had been taken on the silicon and silicon dioxide samples 
prepared in the conventional way, a number of special treatments were made on the 
samples to generate comparative data, These thermal and chemical t reaments  are 
listed in Table 6 - 2 .  The controlled chemical contamination of the samples before 
and after oxidation had the greatest effect on the resonance spectra. Two other types of 
samples were briefly studied. One was silicon dioxide baked in hydrogen at  1150 $4, 
The other samples had high purity aluminum vacuum deposited on s iwle  crystal 
oxides. The breakdown of sample treatments for the first  set  of samples is  shown in 
Figure .G-2. Each letter shown denotes the material type o r  process step taken, 
TABLE G-2 , 
SPECIAL SAMPLE TREATMENTS 
Thermal 
~eoxiidation Anneal in nitrogen between 
Treatment 800 C and 1200 C for per- 
iods up to 96 hours 
Treatment 
Resonance Spectra 
Electran spin resonance technique. - The theory of electron paramagnetic 
resonance is well developed and the technique widely used to study chemical structure 
and bonding of paramagnetic materials. The interactions that the unpaired electrons 
b v e  in real materials a r e  generally complicated. It is  through these interactions 
which perbrb the magnetic states of the system, that the materials can be studied by 
electron spin resonance. A system of free electrons has its electron spins and 
a~;socialed magnetic moments distributed randomly in all directions each with the same 
energ.  If a steady magnetic field i s  applied to the system the electrons will align 
themselves either with o r  opposite to the applied field. These two system states will 
have diBerent energy levels in the applied field. By superimposing a microwave radi- 
ation on the sample field electron transitions can be made to the higher energy state 
and this loss in microwave energy detected a s  a resonance condition. Those electrons 
in the higher enerlgy state will emit photons and return to the lower energy state. 
Other mechanisms allow these electrons to give up their energy also and these lead to 
;a study of relaxation processes between the electrons and the lattice or  other spins. 
The simplest codition for microwave absorption of energy is  that the microwave 
frequency f satisfy hf = g p Ho where Ho is the applied constant magnetic field, g i s  
the spectroscopic splitting factor (a tensor in general), with h and p constants. The 
factor of interest is  usually the g-factor. It is  analogous to the Lande g-factor which 
describes the addition of spin angular momentum to orbital angular momentum to give 
the t o h i  lar  momentum. The free electron g-factor has a value of 2.0023. 
Measwed g-kctors which differ from this valve a r e  a measure of interactions involving 
the orbib8 a n p l a r  momentum of the unpaired electron. Since this momentum depends 
on the chemical enviroment the g factor also depends on this environment. In a solid 
the enerm levels of the unpaired electrons cannot be taken as  the Zeeman splitting 
mentioned above since the electron i s  coupled with many other fields from its sur- 
romding enviroment in addition to the applied magnetic field. 
LEGEND: M - MONOSILICON INTRINSIC SILICON 
MI - MONOSILICON SILICON (31-34 OHM CM) BORON 
T - TEXAS INSTRUMENTS (8-12 OHM CM) PHOSPHORUS 
A1 - ANNEALED 6 HOURS A T  800C IN N2 
A2 - ANNEALED 96 HOURS A T  800C IN N2 
A3 - ANNEALED 4 HOURS AT 1150C IN N2 
E - ETCHED IN HF + HNO3 T O  REMOVE 750 MICRONS 
W - WET OXIDE 6 HOURS A T  1150C 
D - DRY OXIDE 72-87 HOURS A T  1150C 
N - NaOH ADDED DURING OXIDE GROWTH 
H - HC1 ADDED DURING OXIDE GROWTH 
Figure G-2.  - EPR Sample Preparations 
The equipment used in this study was an X-band Varian Model 4500-10A EPR 
spectrometer with 100 Kc modulation. The powdered samples about 1 .5  cm in length 
were put in a 3 mm diameter quartz tube, and initial experiments were performed at 
room temperature. The maximum sample width that will fit into the microwave 
cavity i s  one em; however, it was found necessary to use the thinner samples because 
of large energy losses when the silicon dioxide sample extended into the electric field 
in the cavity. 
To induce electron spin flipping the silicon dioxide sample i s  simultaneously 
subjected to a de magnetic field Ho and a weak microwave field whose frequency is 
near the precessional frequency of the electron. A block diagram of the 
Varian EPR spectrometer used in this investigation is shown in Figure G-3. A 
Klystron oscillator provides the microwave field a t  9 .5  Kmc while a large electro- 
magnet provides an Ho of about 3400 gauss for this type sample. The EPR cavity i s  
tuned to resonance with the microwave field with the sample in place inside the cavity. 
The cavity i s  connected to one a r m  of a microwave bridge, another a r m  of which con- 
tains a crystal  detector, and the bridge i s  adjusted for balance in the absence of 
electron resonance. During spin flipping energy is absorbed from the microwave field 
which unbalances the bridge and i s  sensed by the crystal detector. 
The resonance data taken in this study was recorded on either a single o r  a dual 
channel recorder  with the sample temperature between -180 C and + 300 C. Use was 
made of a dual cavity with the second one providing a referedce standard. The 
resonance spectra to be shown below were recorded by sweeping the field Ho about 
one hundred gauss on each side of 3300 gauss keeping the microwave frequency fixed 
a t  about 9,3 GHz, The data recorded a s  the intensity of the resonance signal i s  the 
radio frequency magnetization X"H rather  than the susceptibility X" o r  the power 
absorbed 1/2 ( ~ P I ~ x " )  due to the crystal  detectors employed in the type equipment 
used here. These resonance absorption signals do however represent the f i r s t  deriva- 
tion of the energy absorbed a s  a function of applied dc field strength. Prec ise  g values 
can be determined by measuring the microwave frequency and magnetic field strength 
a t  resonance or by comparison of the unknown signal with that of a known sample. 
This latter method was used in this investigation by employirlg a dual sample cavity. 
S iwal  types detected. - Three basically different electron spin resonance 
absorption signals were recorded from the powder samples investigated on this par t  
of the program. A fourth type was recorded from single crystal  samples with alum- 
inum deposited over the oxide and might be caused by oxygen vacancies. 
The f i r s t  o r  main type of signal was detected from all  silicon and silicon dioxide 
powder samples. This signal has been reported by others investigating the properties 
of silicon alone (Ref 6 - 5  and G - 6 ) .  The silicon signal i s  attributed to an oxygen- 
vacancy pair on the surface formed by the capture of an oxygen atom (or ion). This 
oxygen is adsorbed in a vacancy created by the mechanical damage when the silicon 
i s  crushed into a powder. 
The second signal i s  the one of main interest in this investigation. Both it and 
the f i r s t  signal a r e  shown in Figure G-4 fo r  Sample A (TW) on which i t  was f i r s t  
detected. These signals were recorded a t  room temperature from silicon dioxide 
Figure. G-3. - Block Diagram of the Varian V-4502 EPR Spectrometer Systems 
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grown wet a t  1150 C to a thickness of 12,000 A. The second signal will be discussed 
below in more detail. It i s  normally only recorded from oxide samples grown wet, 
The third signal was found with silicon dioxide baked in hydrogen for one hour 
a t  1150 C. It had been reported ear l ie r  by another investigator (Ref 6 - 7 )  performing 
the same type study a s  being done on this program. He did not detect any signal from 
silicon dioxide s o  he baked his sample in hydrogen and then found an additional reson- 
ance. This signal i s  not related to the second one being investigated here and wi l l  be 
only briefly discussed later. 
Signal characteristics. - There a r e  many factors which can affect the character 
of EPR signals made on the silicon dioxide samples. The impurity atoms in the 
unoxidized silicon for the cases of both donors and acceptors do not alter the absorp- 
tion curves, After oxidation the sample has oxygen interstitials, thought to be the 
predominant diffusing agent during oxidation and leading to acceptor states, a s  well 
a s  trivalent silicon and oxygen vacancies which a r e  considered to produce donor 
states. These should contribute to the character of the absorption curves, along with 
the electron spin interactions with neighboring nuclei and the resulting local magnetic 
fields that alter the symmetry and lead to hyperfine splitting. Silicon is mostly 
(92 percent) si28, but the ~ i 2 9  (4.7 percent) atoms, for example, have a nuclear spin 
of 1/2 while ~ i 2 8  has zero  nuclear spin. Thus, even the si29 unpaired electron spins 
can interact with their nuclei and al ter  the absorption curve. The unoxidized silicon 
samples produced a strong symmetric absorption curve of about 25 gauss full width, 
while the oxidized sample showed an asymmetric complex curve indicative of multiple 
absorptions. The large signal to noise rat io with the unoxidized sample permitted a 
scan of 50 gauss in 10 minutes, and showed the absorption derivative curve w a s  
symmetric and without hyperfine splitting. The detected resonance absorption with 
the f i r s t  oxidized sample was a t  the lower limits of detection of the equipment, 
Figure 6 - 5  is the resonance absorption curve for a wet oxide sample, which more 
clearly shows both the f i r s t  and second signals a t  room temperature, 
The thermally grown silicon dioxide on powdered silicon produced a multiple 
absorption curve in contrast to  the single symmetric absorption curve obtained from 
bare  silicon. To factor out any effect of the dopant (mainly phosphorus) in initial 
silicon samples, intrinsic silicon was then used. The absorption curves with intrinsic 
silicon were found to be nearly identical with the ear l ie r  8-12 ohm-em n-type sampBes. 
Thus the main absorption mechanism observed in both cases appears to be associated 
with surface damage in the silicon caused by the pulverizing of the single crystal 
wafers. This was also verified on the oxide samples by using HF to remove the oxide 
from one sample and comparing its absorption intensity with a bare sample. The use 
of powder samples was found to b e  necessary to provide enough surface area  for 
detectable energy absorption. 
As noted above, it  i s  thought that the main absorption curve i s  caused by oxygen- 
vacancy pai rs  produced a t  vacancy defects by pulverizing the silicon, A 100 em2 
surface area  of silicon contains about 1017 atom si tes  with the surface mostly (Ill), 
the main cleavage plane for silicon. This main absorption curve i s  reported to dis- 
appear if a t  least 10-4 c m  of the silicon surface is removed by HF plus NNOQ but i s  

not removed by treatment with concentrated HF, HNO3, o r  HCl acting alone (Ref G-8). 
Thus the main absorption appears to be associated with the silicon and the silicon 
surface which has an estimated rat io of ruptured bonds to surface atoms of 1:s in 
these samples. The reduction in intensity of this main signal after oxidation may b e  
caused by annealing effects during the high temperature oxidation process. 
A large number of samples with various surface preparations were made in this 
study to investigate several phenomena reported in the literature. Two of these a r e  
the removal of surface damage by etching and the atomic surface reconstruction pro-- 
duced by annealing (Ref G-9. As mentioned above, a removal of more than one 
micron of silicon surface causes the EPR signal due to silicon surface damage in the 
powder samples to disappear. Samples ME and MEA had 750 microns of silicon 
removed from the surface, and yet a relatively strong symmetrical absorption was 
stil l  present. This signal is still  observed, along with the second signal, after growth 
of an oxide on these samples. It should be noted that the EPR spectrometer used 
here i s  one of the best  available and has close to the theoretical detection limit of 
about 3 x 1011 AH spins per  gauss where AH is  the signal width. The second phen- 
omenon on the effects of annealing was difficult to determine because sf some v e r y  
broad (1-2 Kg) drift lines recorded from the annealed samples which obscured any 
detailed line structure. 
Figure G-6 shows the second signal (shifted to the left of the main signal) of 
sample MAlW (Monosilicon intrinsic, Annealed 6 hours in N2 a t  800 C, and a Wet  
oxide grown) taken at -160 C that stil l  has a relatively large second signal intensity 
after annealing. Figure G-7 shows the second signal being brought orit on sample 
MAlEW at  -150 C,  which indicates how it could be overlooked at low gains while 
taking this type of data. Figure G-8 shows t h e  second signal on two other samples 
that were etched prior  to oxidation in a and annealed after etch in b. 
Two samples, TW and M, were subjected to heat treatment in dry nitrogen 
during EPR scanning to seek any changes in the absokption curves. Data were 
recorded from 0 C to 300 C in 50 C steps. No qualitative change in the shape o r  
character of the curves was noted. The effect of heat treatment on silicon has been 
shown by low energy electron diffraction experiments to cause a surface rearrange- 
ment of silicon atoms (Ref. (6-10). Several surface models have been postulated on 
the basis of these experiments. It  i s  of interest to note that upon admitting oxygen 
during the low energy electron diffraction study a t  elevated temperatures the pattern 
shifted to show that the silicon atoms arranged themselves back to the diamond eon- 
figuration of the bulk crystal. After a few hundred Angstroms of oxide form on the 
silicon the diffraction patterns disappear. 
To more fully study the second signal of the oxides grown wet a temperature 
controller and a dual cavity were employed. The temperature of the oxide sample 
could be varied from -180 C to  -1-300 C while continuously scanning. A reference 
sample of either pitch in KC1 o r  DPPH was used in the reference cavity which 
remained a t  room temperature. 
Samples A (TW) and MEAIW were cooled to -180 C to improve the absorption 
signal intensity and help in resolving the second peak. A ra ther  unusual and inter- 
esting phenomenon was observed a s  the samples cooled, namely, the second peak 
appeared to shift position with respect to the main peak. This shift 06 about 30 gauss 
is shown for sample A in  figures 6 - 9  and G-10. The physical origin of this second 
Figure 0 6 .  - Sample MAIW a t  -160 C 
peak and the t e q e r a t u r e  dependent shift mechanism were considered with known 
interactions which affect the g values. There a r e  two types of magnetic dipole inter- 
actions that might be considered here since silicon is  about 5 percent ~ i 2 9 ,  which 
has a nuclear spin I = 1 /2 .  One i s  called the anisotropic dipolar hyperfine interaction 
caused by the ordinary coupling of the electron magnetic moment with the nuclear 
maweltic moment. The other is  the Fermi contact, o r  isotropic hyperfine interaction, 
ariaaing from the relativistic treatment necessary when the electron motion is  near the 
nucleus, causing a very large kinetic energy increase. This again couples the dipoles 
and shifis the energy levels. The second signal does not appear to be due to the 
dipolar hperfine interaction since this usually produces two separate peaks about the 
mailra one, nor is it  characteristic of the signals reported in the literature for silicon 
surface damage or  surface reconstruction due to heat treatment of the silicon. Since 
it has been observed only with the Si02 samples and for both the phosphorus doped 
and intrinsic silicon, i t  definitely appeared to be a signal originating from the oxide. 
It is possible that one of the signals is broadened with the temperature variation and 
only appears to shift. 

a. Sample MEW 
Figure 6 - 8 .  -Second Signal a t  -160 C 

Line shape and spin concentrations. - Another factor in analyzing resonance 
spectra i s  the line shape. The shape of'the absorption curve i s  influenced by many 
internal interactions that the unpaired electrons undergo and lead to two classes  of 
lines, One class is called homogeneously broadened which ar i ses  when all the elec- 
tron spins have the same local environment. The second class i s  called inhomogen- 
ecously broadened and refers  to electron spins interfacing through a variety of different 
environments, such a s  local impurities and defect centers. In EPR of solids most 
powdered materials exhibit inhomogeneous broadening depending on the anisotropies 
of the spin interactions. Two approximate line shape equations a r e  the Lorentzian 
and Gaussian: 
where I. is the intensity of the absorption line a t  i ts  center, Ho i s  the magnetic field 
intensity at the center of resonance, and b and T a r e  constants related to half-widths 
of the two type curves. By differentiating these equations the maxima a r e  found and 
the experimental data normalized for comparison. Figure G-11 shows the plots of 
theoretical position (TP) on the curve versus the experiment position (EP) for a sam- 
ple of intrinsic powdered silicon. If a straight line results for a given absorption 
spectrum, then the absorption i s  either Lorentzian o r  Gaussian. As can be seen, the 
line shape in this case i s  Lorentzian, and lines having this shape a r e  usually 
homogeneously broadened. Similar calculations on data for oxidized samples did not 
produce a straight line for either plot. Physically, the Lorentz shape a r i ses  in a 
manner similar to a harmonically bound electron which, during the emission of 
radiation, is randomly and rapidly perturbed in its motion, producing a Lorentzian 
distribution of frequencies. In EPR measurements this perturbation can occur through 
the exchange of equivalent electrons between different paramagnetic silicon atoms 
when the electron wave functions overlap. For  the sample here this would obviously 
lead to the case of homogeneous broadening. The Gaussian line shape will a r i se  
when each paramagnetic electron sees  a slightly different internal magnetic field 
from neighboring nuclei o r  electrons. An example of this would be a substitutional 
impurity producing a variation of the total field the electron sees  during the spin 
flip process. There i s  no reason to expect that the Si02 samples should produce a 
Gaussian line shape since in general the data from complex systems such a s  this 
rarely fit either line shape. 
It i s  possible to measure the number of unpaired electron spins for a given 
absorption signal by comparing i t  to the signal of a known standard. This has been 
done only on a silicon sample using i ts  signal. A standard sample of 0.1 percent 
pitch in MCl was used in the reference side of the dual cavity and the dual data 
recorded, The standard has 3 x 1015 electron spins per  centimeter of length. The 
Figure G-11 . - Line Shape Calculations 
h o  samples were scanned then interchanged and scanned again. Using the observed 
g&n settings and tbe measured first moments of tlie absorption derivative curves the 
spin concentration of the silicon was calculated to be 3.3 x 1014 spins per em or  a 
total of 8,4 x 11014 spins with an estimated accuracy G 5  percent. This information 
provides a quditative cornparison os spin concentration for the silicon dioxide samples 
where it is not possible to measure their moments because signal one and signal two 
overlap each other. 
Treakd o ~ d e s .  - As the large number of articles in the literature indicate, 
there are many effects such a s  ambient (Ref G-ll), thermal (Ref G-12), chemical 
and oxide growth parameters which can cause changes in the electrical character- 
i s ~ c s  of s i leon  devices passivated with silicon dioxide. Most of these a re  associated 
with either ofide states, interface states o r  oxide defects acting as trapping sites. 
To g ~ n  more eqerimental  data on the oxide samples and the second signal studied 
here, a number of them were treated with chemical contamination. The first  samples 
to be treated were those in which the silicon powder was contaminated with HF, NaOH 
and NaC1 prior to oxidation. The second signal was found to have increased in size 
with &ese comtaMnated samples. 
It a p p a r s  from the data that both HF and NaCl contamination produce a larger 
second signal wMch exhibits the same thermally activated g value shift o r  line 
brodening, Bare silicon contaminated with NaCl o r  HF gave resonance signals with 
qlllike a bit of alrift and i t  was not possible to ascertain the presence of a second signal 
&om them. hformation relevant to these samples and the resulting EPR data is 
given in Table 6-3 where the notation (MW+HF) means the oxide was grown wet on 
type M silicon and then H F was added directly to the sample for temperature and 
time shwm,  The symbol (M1+~acl)  W means silicon type M1 was soaked in NaCl 
and the sdde  &en grown wet on the contaminated oxide. 
From the data it was found that silicon contaminated with NaCl and silicon 
dioxide contaminated with HF gave an increased second signal. This increased second 
si-l is  shown in Figure G-12 for sample (MI + NaC1) W. * 
This sample was prepared by soaking 32 ohm cm powdered silicon in a 10 percent 
solution of NaCI, After the solution had dried the sample was placed inside the oxida- 
tion hrnace a t  1150 C and a wet oxide grown for 8 hours. EPR data recorded at 
various temperahres between -184 C to 300 C showed a marked decrease in the signal 
quality above O C, 
The scan for -120 C was run in the single cavity while the others were taken 
with the dual cadty during the same run using pitch in KC1 for a reference. The noise 
is large k s m  the reference cavity because of the low frequency modulation of 200 cps 
used on it, 
*@ate tkaat dllal cavity data was taken in red and blue ink. The oxide samp1e.i~ 
identified in the figures here by the arrow. ) 
TABLE 6-3 
EPR SAMPLE DATA AND RESULTS 
Sample 
Prepa.ration 
Oxidation 
Period I; 0xida.tion Temperature 1150 C Contam- ina.tion Period 
- 
1 hr 
- 
- 
10 min 
- 
ination Silicon 
Intrinsic 
Intrins ie 
Intrins ie 
1 40 C I Intrinsic 
40 C Intrinsic 
40 C Intr ins ie  
I - Intrinsic I - I Intrinsic I - I Intrinsic 
- Intrinsic 
- Inkins ic 
- Intrinsic 
- P 32 
1200 C P 32 
2s - 2nd Signal small ND - 2nd Signal not detected 
2M - 2nd Signal medium D* - Dry growth 2 hr, 1150 C! 
2L - 2nd Signal large A* - Anneal (Nz), 2 hr,  1150 C 
3M - 3rd Signal medium E - Etched silicon 
WS - Wavy data, inconclusive A1 - Annealed (N2) 6 hs, 800 C 
N2 - No, 2nd Signal. 
Figure G-12. - Resonance Spectra of Silicon Dioxide Sample (M1 + NaCI) W 
at Temperatures Between - 180 C and +lo0 C 
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.Figure G-12 .:- (Concluded) 
1 From the data taken on sample (M + NaC1) W, i t  is seen that going from 
-1150 C to -80 C produces little change in the position of the two signals. At tempera- 
tures above 0 G i t  is more difficult to interpret the data becayse of decreased 
sensi"civity. Sample (T+NaOH) W produced the same type second signal a t  -180 C 
as ( M ~ + N ~ c B )  W as shown in Figure _ -13, indicating that sodium deserves serious 
consideration in determining the chemical structure of these oxides. An oxide 
structure with sodium ions bonded to trivalent silicon atoms near the silicon-silicon 
dioxide interface has been recently proposed from data on MOS capacitance experi- 
ments and is among those being studied for correlation with these EPR results 
(Ref G-13). It appears that the second signal doesn't shift much until the temperature 
is near 0 C! and then it shifts rapidly above 0 C and perhaps broadens out above 40 C. 
To compare effects of contamination after oxide growth several samples shown 
in. Table G-3 were contaminated with NaCl a t  both 1150 C and 40 C after oxidation 
and EPR runs made with them. The recorded signals were all very poor in that 
much drift and wavy patterns were found. It is not yet possible to conclude that the 
second signal is present on these samples even though a peak was usually found where 
i t  would be expected, along with many other nearby peaks. This is in contrast to 
contamination with HF. Samples contaminated with HF were made by either soaking 
the ~il icon.  prior to oxidation in a 0.5 percent solution of HF, followed by drying a t  
1180 C, or  by soaking a silicon dioxide sample in a 0.5 percent HF solution before 
insertion into the furnace a t  1150 C or  40 C. The data were different from those 
with NaCl contamination above in that the strongest second signals were found with 
sillcon dolllide soaked in HF. Figure G-14 shows the large second signal recorded 
on (M~W+HF)  at -180 C. 
1 F i p r e  G-15 shows a small second signal present for sample (M +NaCl) which 
is u ~ q u e  in that no second signal had ever been found with an oxide grown dry. This 
sign& appears in  the same location as the second signal on wet oxide samples and 
also chavlges shape with temperature. 
With the experimental data recorded here it is  still very difficult to postulate 
the identity or  origin of the second signal because many substances have g values 
near this one and the physical system under consideration i s  quite complex. Even 
silicon-silicon surfaces without any heat treatment a re  not well understood. However, 
it appears that the second signal is  related to the presence of sodium in the oxide for 
those samples contaminated with NaCl o r  NaOH prior to oxidation. The effect of 
baking in hydrogen, annealing in an inert ambient such as  nitrogen and growing a dry 
wide is to reduce the intensity of this second signal. For those oxides contaminated 
with H F  it  is  possible that the HF reacts with bare silicon, either by etching through 
the oxide, o r  by acting on bare silicon caused by incomplete oxidation at points where 
the silicon particles were in contact with each other during oxide growth. 
1 1 Additional EPR data were taken on samples (M W + HF), (M + NaC1) and (TW), 
Of particular interest a r e  the results on sample ( M ~ W  + HF) under atmospheric and 
reduced pressures shown in Figure G-16. It i s  evident from the figure that outgassing 
of the RF treated sample (at 4 x 10-8 Torr) produces a significant reduction in the 
second signal, The second signals of the other two samples, however, were unrespon- 
sive to outgassing. The evidence appears to implicate the HF + Si system as a source 
~ i g u r e  6-13.-  Sample (T + NaOH) W a t  -180 C 
30 
Figure (3-14.- Sample ( M ~ W  + HF) at T = -180 C 
Figure 6-15.  - Small Second Signd at -180 C Detected From Oxide Grown 
Dry on Silicon That Had Been Contaminated With NaCl 
a. Room Pressure 
10 
90 
b. On Vacuum of Torr 
Figure G-16.- Second Signal of Oxide Treated by HF Shown a t  -180 G Under 
Room Ambient and Then Under Small Vacuum 
1g9 
of the second signal. It i s  known, for example, thgt SiF4 (formed in the present 
eqer iment  by H F  + SiO2) interacts with silicon at elevated temperatures to produce 
the biradical Si2F4 containing unfilled silicon orbitals. However, the reverse of this 
reaction a t  still higher temperatures should result in release of SiF4 and deposition 
of 9'atomie" or finely divided silicon. This possibility fits well with the experimental 
conditions employed because the specimen ( M ~ W  + HF) was baked for ten minutes at  
11150 C in an inert atmosphere after treatment with 0.5 percent HF solution. The 
residual finely divided silicon then could act as adsorption sites for condensable gases 
durihg EPR Spectrometry. This also is  a real possibility because the EPR Spectra 
were taken at  -185 C, and the second signal reappeared on admission of room a i r  to 
the outgassed sample. Although the possibility of residual contamination by fluorinated 
species eamot be ruled out, the reversibility of outgassing effects on the EPR signal 
appears to be associated with the sorption of atmospheric components on surfaces 
rendered sensitive by the HF treatment. 
The implications of this finding with respect to integrated circuit processing 
may be significant because of the extensive utilization of pattern etching with HF 
followed by diffusions or  other high temperature treatments. If the EPR second signal 
can be associated with positively charged atomic vacancies the present evidence 
indicates that HF rnay play a role in causing inversion and that steps should be intro- 
duced to remove it after it has served its function. 
The independent main signal on silicon powder has been shown (Ref G-14) to  be 
somewhat sensitive to various ambients and pressures, possibly as a result of residual 
surface damage, The lack of main signal change may be due to intact oxide passivation 
or  to prior removal of surface damage by etching. According to earlier evidence i t  is 
highly unlikely that this main signal is  associated with defects in the oxide structure. 
Oxides baked in hydrogen. - Only one other investigator has reported a study of 
sillicon dioxide by EPR (Ref M-7). Silicon powder was made from p-type float zone 
silicon with a specific resistivity of more than 500 ohm cm. No signals other than 
the main one were found on these samples after they had been oxidized for two hours 
at 1200 C in dry oxygen. The samples were then baked in hydrogen at  1000 C for 
10 minutes and a new signal found at  liquid nitrogen temperature. This second signal 
disappears if the sample is annealed at  1200 C in dry oxygen after the hydrogen bake. 
It was postulated horn a defect model by Revesz (Ref G-4) that the hydrogen at high 
temperature causes the formation of broken oxygen bridges and trivalent silicon with 
resulting unpaired electrons. This new signal found by Nishi is  not one of those found 
during our investigation except that we were able to reproduce his signal by baking 
sample MW in hydrogen for one hour a t  1150 C. Nishi's failure to find signals 
le to the silicon dioxide is  due to several reasons. His oxide was only 
thick, it was grown dry on float zone silicon and the oxide area was small 
because of the large silicon particles used. The signal found with sample (MW + H) 
here, referred to as the third signal, did not show any temperature dependence. 
Since it has a Eower g value than the main signal, while the second signal studied here 
has a higher g value, this third signal has not been pursured further. Many factors 
associated with heat treatments a r e  possible in silicon-silicon dioxide samples that 
receive heat treatments (Ref G -1 5). 
It is also of interest to note that Balk a t  IBM (Ref G-16) i s  r epoded  $0 have 
performed E PR experiments on thermally-grown silicon dioxide with the results that 
a signal was found only when the final preparatory s tep did not include a hydrogen- 
containing species. This i s  opposite to the results of this study since only the wet 
oxides show additional spectra. 
Metallized oxides. - Several silicon dioxide samples have been grown on single 
crystal  silicon and then metallized with aluminum dots to measure possible oxygen 
vacancy generation as proposed by Burkhardt (Ref G-17) . EPR data taken on these 
samples has produced a very strong single signal. This signal i s  not thought to be 
from the aluminum itself since i t  will be paramagnetic only if ferromagnetic impurities 
a r e  present in the aluminum. It does appear likely that this absorption peak may be 
a result  of unfilled atomic orbitals arising from competition between aiuminum and 
silicon for oxygen atoms originally linked only to silicon atoms. 
Burkhardt's experiments on the dielectric relaxation of silicon dioxide led him 
to rule out sodium ions as  a source of oxide instability and to postulate an. oxygen 
vacancy generation mechanism based on a reaction of deposited metal with the silicon 
dioxide. To explore this possibility by EPR several samples of 800 a oxide grown 
on single crystal silicon (10 ohm-cm, n type) with aluminum dots deposited on them 
by E-beam evaporation were prepared, The wafers were scribed into s t r ips  one sin, 
long and 3 mm wide. Although the sample a rea  was small  (2.5 cm x 0,15 em)  the 
absorption signal was much larger  than any recorded previously, including those of 
bare silicon powder with i ts  much la rger  surface area. Silicon dioxide samples grown 
on single crystal  silicon without aluminum have previously produced no signal even at 
high gains. This sample, (TW + Al), was only run a t  room temperature and produced 
only the single signal. 
It has been reported (Ref G -18) that no resonance signals a r e  obtained from 
aluminum between 4 K  and 300K unless ferromagnetic impurities a r e  present, The 
aluminum used here  was 99.999 percent and had been analyzed by emission speckrog- 
aphy, showing copper, iron and magnesium present in levels between 0. OOli - 
0.0001 percent. For the iron this represents about 1016 spins per  cm3, On a total 
volume basis the aluminum present in  this sample was calculated to have about 
3 x 1011 spins which i s  too small  to produce a detectable absorportion signal with the 
available equipment. It appears, therefore, that the present signal i s  derived solely 
from an interaction between the aluminum deposit and the oxide surface, in sub- 
stantial agreement with Burkhardt's model. The g value of this single signal has 
been calculated using the dual cavity and found to be 2.0023 * 0.0004 at -180 C, It 
does not appear to be temperature dependent. To check for  possible t race impurities 
these samples where analyzed with the electron microprobe. No elements above 
atomic number four other than aluminum were found on the oxide. Two of Wese 
samples were etched in HCl and then tested. These gave a multiple signal at zero G 
while only showing a single one a t  -180 C a s  shown in Figure 6-17. This effect was 
reversible. Electron microprobe analysis of these two samples revealed carbon and 
chlorine around the residual aluminum dots. The origin of this carbon contamination 
of more than 2 percent by weight is unknown and has not been pursued hrkher ,  
Figure G-17. - Spectra of Single Crystal Silicon With the Aluminum on Oxide 
Partially Dissolved by HC1. 
Summary 
From the data taken on many oxide samples in this study i t  appears that sodium 
and fluorice can be retained in the thermally grown oxides in relatively large amounts, 
Figure 6-18 shows the possible defect structures that can exist in the siljteon dioxide 
samples studied here. Table 6-4 presents a summary of the signal types detected. 
Attempts have been made to determine g values for these signals by comparison 
with either pitch in KC1 or  DPPH. The main obstacle to this has been the partial 
overlap of the second signal with the main one due to the silicon. It appears from the 
data taken with the dual cavity and plots of AH vs g that the second signal has a g value 
of 2.011 * 0.001 at  -180C with AHp-p = 9 gauss which overlaps the reported maim 
signal at  g = 2.006. The second signal is either temperature - dependent and shifts 
17 gauss past the main signal when going from -180 C to +50 C o r  one signal has much 
line broadening with temperature. Introduction of trace contaminants during oxidation 
increases this signal intensity markedly and leads to the postulated retention of sodium 
and fluorine impurities as the origin of the second signal. 
The unexpected resonance signal for the samples with aluminum over the oxide 
is considered important because aluminum is widely used as in terconnee~sns  over the 
oxide on integrated circuit surfaces. This type oxide sample is actually sirnplier to 
investigate than the powder samples since it is on a single crystal of silicon, ]It 
could be electrically biased during EPR scanning to provide further data on the eapaci- 
tance voltage behavior of the oxide. It is recommended that this type sample be 
further studied rather than the silicon powder samples which a r e  very difficult to 
analyze because of the overlapping temperature dependent behavior of the resonance 
signals and the more difficult nature of powdered silicon material. The relevance of 
this type sample to modern planar technology further supports this recommendation. 
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APPENDIX H. THERMODYNAMIC ANALYSIS OF AMBIENT GAS EFFECTS 
Introduction 
Silicon device and integrated circuit technology, which represents one of the 
major a reas  of progress in electronics, depends heavily on the sophisticated use of 
highly specialized materials.  The juxtaposition of such materials needed to produce 
the desired electronic function also often contains the seeds of long-term drift o r  
deterioration of that very function. The mechanistic reasons for  this frequenckly are 
unobvious because of the specialized nature of the materials and the intricate manner 
in which they a r e  assembled. As a f i r s t  step in anticipating such long-term interac- 
tions it  should a t  least be determined which of them a r e  thermodynamically permissible 
and which can be eliminated from further consideration. The present analysis 
attempts to do this for  gaseous components that have been encountered by instrumental 
techniques, such, as gas chromatography and m a s s  spectrometry, in the packages of 
integrated circuits. 
Gases considered were: nitrogen, hydrogen, argon, helium, methane, oxygen, 
water vapor, carbon dioxide, carbon monoxide, benzene, toluene, methylcyclohexane, 
and freon. Additional gases will be included a s  they a r e  revealed by instrumenbl 
analysis. 
Solid surfaces under examination were: silicon, silicon dioxide, aluminum, and 
aluminum oxide. Other surface compositions will be added in order  of frequency and 
general reactivity. 
Chemical reactions for  the foregoing gases and solids were considered in terms 
of the simple thermodynamic f ree  energy of reaction. 
A l i terature survey concerned with integrated circuits and ambient gases is 
appended. 
F r e e  Energy Values 
An important thermodynamic property is the f r ee  energy of reaction, for it is 
the magnitude and algebraic sign of this quantity which describes the chemical species 
which will exist under equilibrium conditions at a given temperature. Thus, the f r e e  
energy of reaction o r  the change in free energy f o r  a chemical reaction and its sign 
offers a means for  the prediction that ambient gases will o r  will not chemically react 
with the solid surface materials present in packaged integrated circuits.  With this 
connotation in mind Tables H-l and H-2 summarize pertinent standard fry energy 
values for temperatures, 298, 500 and 1000 K. The standard state  is  298 K at 
atmospheric pressure.  For  gases a correction must  be made for  fact that a real gas 
i s  not a perfect gas (Ref H - I ) .  Furthermore, i t  is important to note that the standard 
f ree  energy of formation of an element is, by definition, zero  for  the standard state, 
It is through application of an equation that the standard change in f ree  energy is 
calculated for possible chemical reaction between ambient gases and solids in packaged 
integrated circuits. 
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Conclusions 
The resukte; of f r ee  energy calculations are summarized in Table H-3.  'The 
data predict for the indicated ambient gas-solid surfaces in contact, a t  the indicated 
temperatures, chemical reactions in all cases  where the standard free energies are 
negative. These a r e  the reactions between solid silicon and oxygen gas, solid silicon 
and carbon monoxide o r  carbon dioxide, gaseous benzene and solid silicon to  form 
silicon earbide and hydride, toluene vapors and solid silicon to form the carbide o r  
hydride, and CFzC12 and silicon to form silicon fluoride, silicon chloride and carbon. 
Silicon dioxide solid i s  very stable and much less  reactive than silicon. F r e e  
energy calculations for solid silicon dioxide with ambient gases were negative in only 
one instance, i. e., the chemical reaction with difluoro-dichloro-methane. 
Aluminum metal is a common component in integrated circuit technology. 
Accordingly, simple standard f r e e  energies of reaction were calculated for solid 
aluminum-ambient gas systems. These thermodynamic data disclosed that the forma- 
tion of aluminum nitride solid, aluminum oxide solid, (from both water vapor and 
oxygen, a s  wel l  as carbon monoxide and dioxide), a r e  probable reactions which occur 
beweean ambient gases and solids in packaged integrated circuits. As in the case  of 
silicon metal and silica, the freon, dichloro-difluoro-methane, reacts  with aluminum 
to f~srnn halhcle sal ts  and carbon. 
APumhnum oxide, solid, showed no chemical reactivity with any of the ambient 
gases comanonlj- found in circuit packages. 
A few general statements can be made concerning the calculated data in 
'I'nble H-3. 
I. Only chemical reactions between ambient gases and solids most commonly 
used in packaged integrated circuits were considered. Other materials 
can be included. 
2. F r e e  energy calculations for  methylcpclohexane reactions a r e  not shown a s  
the results show that these reactions a r e  less  favorable than those of 
ljenzene and toluene. 
3 ,  No limits of ' e r ro r  were associated with thermodynamic values used a s  they 
were not available in many cases. 
4, T h e  predictions made concerning ambient gas-solid chemical reactions a r e  
for  the equilibrium condition. The kinetic picture can be quite different. 
For example, the kinetic removal of one chemical product from the reaction 
at equilibrium can cause a complete shift in the equilibrium to  form more of 
the reaction products. During this shifting condition the processes may be 
steady state and a r e  kinetic in nature until the new equilibrium i s  achieved. 
5, Only over-all chemical reactions were considered. The participation of 
potential chemical intermediates and/or activated states was omitted from 
consideration. 
6, Reaction o f  hydrogen with Si, SO2, A1 and A1203 i s  thermodynamically 
disaiilowed. 
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Phys. 28, - 819-820, July 19 (1957). 
Experimental resu l t s  on oxygen diffusion coefficient in silicon support 
Haas. 
W7. Frosch,  C. J. and Derick, L. llDiffusion Control in Silicon by Car r i e r  Gas  
Composition". J. Electro-Chem. Soc. 105, 695-699, Decembeic (1958)- 
Antimony tetroxide a t  950°C, one hour diffusion a t  1200°C produces a 
junction 1.5 microns deep in a 5 ohm-cm p-type silicon. The surface 
concentration depends upon the quantity of water  vapor in  the nitro en 
flow gas,  f rom 3.3 x 1019 atoms/cm-3 for  d r y  nitrogen to 8 x lO1fatoms/ 
cm3 fo r  nitrogen bubbled through water  a t  70°C. 
H-8. Thompson, C. "The Effects of Ambients on Performance of CdS Thin Film 
Transistors".  Science Abstracts  B. Electrical Engineering 6 3 ,  11389 (1965); 
Japan J. Appl. Phys. 4, No. 3, 207-211 March (1965). 
Describes the operating mechanisms of the thin fi lm CdS t rans is tor  at 
severa l  pertinent tempera tures  and ambients. The effects d the ambients 
a r e  correlated to device parameters  with fur ther  implications. 
H-9. Lehman, H. S., "Chemical and Ambient Effects on Surface Conduction in  
Passivated Silicon  semiconductor^^^. Science Abstracts B. Electrical 
Engineering 68, 9843 (1965); IBM J. Res. and Development (USA) 8,  No, 4, 
422-426 September (1964). 
The effect of processing variables on the surface conductioi propert ies  of 
passivated silicon junction devices has been studied. Insulated gate field 
effect t rans is tors  fabricated in p-type sil icon w e r e  used a s  a n  experi- 
mental tool. Varying the metal  used as the gate electrode i s  shown to 
strongly influence the surface conductivity of the field effect device. The 
effects of heat t reatment  in various ambients and variation in  the 
insulators used a r e  a l so  discussed. Surface conduction i s  shown to be a 
complex function of mater ia l s  thermal  history and processing. 
H-10. Brattain, V. H. and Garret t ,  C. G. "Protection of Silicon Conductive Devices 
by Gaseous Ambients". (Bell Telephone Lab. ) US Pat .  No. 2, 7'77, 974, 
January 15, 1957. 
The use  of ambient a tmosphere of oxygen to  control the surface 
charac te r i s t ics  of junction devices by preventing o r  inhibiting the? forma- 
tion of undesirable conducting paths (channels) at o r  near  the surfaces of 
these devices i s  discussed. The effects of the oxygen i s  to  form a layer 
of p-type mater ial  on the sur face  of the c rys ta l  which prevents the 
formation of n-type channels on the p-type region. 
1-11 hIany, A, and Gerlick, D. "The Effect of Gaseous Ambients on the Interface 
Structure of Germanium. (Hebrew Univ. ) Recent news abstracts  o f  the 
Elcctrschem. Soc. , Semiconductor Symposium, May (1957). 
Simultaneous measurements of surface recombination velocity and 
trapped charge density in the fast s tate  a s  a function of surface potential 
were reported. The surface potential was varied over a wide range by 
the application of large AC fields nori~lal  to the surface. It was found 
that the distribution and characteristics of the fas t  state were markedly 
affected by the surrounding ambients. Initially with the sample in 
vacuum, rapid changes in interface structure took place. After a few 
days stabilization was essentially reached. Following repeated exposures 
to the different ambients reproducible changes resulted which presisted 
for many weeks. 
- 2  Jauffe, K. "Gas Reaction on Semiconducting Surfaces and Space Charge 
Boundary Layers". %miconductor Surface Physics, Univ. of Pennsylvania 
IBsess, 259-282 (1957). 
'The Fermi potential of a catalyst i s  related to  the electronic exhange 
level of the reacting molecules. Applying a three dimensional tern1 
scheme the relations a r e  generalized. On the basis of results one can 
determine whether an  n- o r  p-type catalyst must be used for a reaction. 
Furthermore, the important rule of the space charge in the catalyst i s  
discussed with i ts  effect upon the reaction kinetics. 
K13, Stattz, %I , ,  DeMars, G. A., Davis, L. Jr . ,  Adams, A. Jr., (Raytheon 
Manufacturing Co. ) Semiconductor Surface Physics (University of Pennsylvania 
IPress) 139-168 Q957). 
Steady state and nonsteady state  inversion layer conductance on silicon 
and germanium a r e  discussed in t e rms  of two types of surface states. 
'The second type state  i s  located a t  the surface of the oxide with perhaps 
some states in the oxide film. The states result mainly from adsorbed 
gas molecules. Depending upon the surrounding gas they a r e  either 
predominantly acceptor o r  donor type and it i s  principally the states which 
deterllline the directions in which the bands a t  the surface a r e  bent. It i s  
possible to determine the number and energy of the interface states from 
nonsteady state  inversion layer conductance measurement. It i s  found 
that high fields ac ross  the oxide film can influence the density of these 
states in silicon lying above the middle of the gap. Anomalous inversion 
Bayer contluctances a r e  found when vapors of certain liquids a r e  adsorbed. 
K 1.4, Kozlouskaya, V. M. "Mass Spectrometric Determination of the Amount and 
Composition of Gases Adsorbed on the Surface of Germanium and Silicon Mono- 
crystals'" Solid State Abstract 1, 6046 (1960-1961); Soviet Phys., Solid State &, 
9464-946 January (1960). 
H-15. Gleason, F. R., Greiner, J. H. and Yetter, L. R. "Gas Absorption 
Vacuum Evaporated Magnetic Films17. Solid State Abstract - 1, 6149 (1960-1961) ; 
(IBM) Vacuum 9, 301 November. (1959). 
- 
Mass spectrometric determination of the types and amounts of gases 
absorbed during the deposition of vacuum evaporated thin films were 
reported. Most of the gases came from the oil pump. The absorbed gas 
molecules per metal atom degassed was independent of film thickness, 
indicating that the gas is trapped in the film structure as well as on the 
surface. 
H-16. Mammere, H. C., "Thermal Evaluation of High Density Electronic PackagesBT, 
Solid State Abstract - 3, 16912 (1962) Electron Design 9, - 121-122 December 
(19 61). 
A monograph to determine the design limitation of microminiatwe 
packages exposed to thermal stress. Five basic parameters investigated 
were: total temperature between ambient environment and the center of 
the package, thermal conductivity of package material, cooling technique 
and size and configuration of maximum. 
N-17. Kislev, A. U, and Lygin, V. I. llUniversity of M o s c ~ w ~ ~ .  Solid State 
Abstract 5, 28828 (1964) ; Surface Science 2, 236-244 (1964). 
- - 
The shift of the absorption band of silica surface hydroxyl grows on 
adsorption of molecules of different electronic structures is in accordance 
with their heats of adsorption and ionization potentials. On the basis of 
vibrational theory the spectra of water and ammonia molecwles adsorbed 
on silica and zeolites have been analyzed. 
H-18. Boutin, H. and Prask, H. llStudy of Water Vapor Absorption on Gamma 
Alumina and Silica by Slow Neutron Inelastic Scattering". Solid State 
Abstract 5, 28830 (1964); Surface Science 2, 261-266 (1964). 
- - 
The energy spectrum of neutrons, inelastically scattered by hydrogenous 
groups adsorbed on the solid surface is able to provide information eon- 
cerning the degree of mobility of those groups, the nature and strength 
of the binding with the adsorbent and the frequencies of rotational or 
vibrational motions ranging from 20 to 1,000 crn'l. The principle of the 
technique is  given and i s  applied to water adsorbed on silica and gamma 
alumina after the samples have been heated to a 150" under vacuum. Two 
types of water molecules exist on the surface: distorted moleedes with 
hydroxyl groups hydrogen-bonded to oxygen atoms, and tetrahedral 
molecules similar to the liquid. Additional water layers on the swface 
become more water-like . 
H-19. Vokenstein, F. F. and Karpenke, I. V. "Theory of Photoadsorptive Effect 
in Semiconductorsf1. Solid State Abstract 5, 30709 (1964); STAR 2, d457'A 
- - 
December (1964) AD605733. 
The sign of the photo-adsorptive effect in semiconductors depends on 
selection of the system, on the mode of experiment and the preparation 
sf the sample for  experiment. Report offers formulas for eshblishing 
basic cr i te r ia  for determination of the photo-adsorption effect. 
H-20, Farnsworth, N. E. and Campbell, B. D. (Brown University) "Study of the 
Surface Properties of Atomically Clean Metal and Semiconductors". Solid 
State Abstract 5, 37205 (1966); Contract DA28304 ANC 0029E US Government 
Research and Development Reports 43, 146A May 20, (1965) AD 31-699. 
&ygen adsorption on the (0001) matte surface was enhanced when an  
intense light was incident on the crystal. A 3-5 Torr-min oxygen exposure 
in intense light extinguished the diffraction pattern whereas a 759 Torr- 
min exposure in the dark had little effect upon the pattern, but did cause 
a slight decrease in conductivity of the surface. Ion bombardment 
increased the dark conductivity and greatly decreased the effect of intense 
light. Photo-adsorption of oxygen is indicated. Unlike matte surface 
(0001) specular surface was not effected by exposure to light. 
H-21, Wsbssn, %. P. "A New Method for  Finding Heterogeneous Energy Distributions 
from Physical Adsorption Isotherms". Solid State Abstracts 41617 (1966); 
Canadian J. Phys. 4_, 1934 November (1965). 
A model is described which assumes that a hetergeneous surface has a 
distribution of adsorption energies for physical adsorption. A new solu- 
tion i s  presented giving a number of step types: local isotherms, which 
are chosen to  represent varying degrees of adsorbate-adsorbate inter- 
action. The solution permits  energy distributions to be obtained quite 
simply from isotherm data at one temperature. This solution may be 
used to calculate isotherms at other temperatures. 
If-22, Howling, D. EI. ' tPhotoelectric Response of Metal Surfaces in Ambient 
Atmospheres". Solid State Abstract '7, 48029 (1967); J. Appl. Phys. 37, 
1844 (1966). 
Experiments a r e  described which examine variations in the photo- 
electric response of metal surfaces immersed in gas atmospheres. Work 
function changes have been produced by gas  bombardment, electrode 
heating, deposition of small  amounts of K on the surface. By operating 
the electrode under study a s  the cathode of geiger muller photon counter, 
photocurrents a s  low as A could be measured. Factors which 
influence irreversible changes in work functions have been explored. A 
less well known increase in work function which i s  thermally activated 
has been demonstrated. Systems included were: tungsten/hydrogen, 
niekel/hydrogen, iron/hydrogen, platinum/hydrogen, paladium/hydrogen, 
rhenium/hydrogen; also nitrogen, neon, argon and ammonia. 
H-23. Logan, R. M. and Stickney, R. E., "Simple Classical Model for the 
Scattering of Gas Atoms from a Solid Surface1!. Solid State Abstract T, 46668 
(1967); J. Chem. Phys. 44, 195 (1966). 
A simple classical model fo r  the scattering of gas atoms from a solid 
surface is proposed and its characteristics discussed. Wesulb a r e  
obtained for  the angular distribution of scattered particles, The model 
correctly predicts the general appearance of the scattering pattern, and 
its dependence upon the angle of incidence of the beam and on the tem- 
perature and masses  of the gas and surface atoms. 
HI-24. Lu, Wei-Kao, "The General Rate Equation fo r  Gas Solid Reaction in  Metal- 
lurgical Processes with the Restrictions of Reversibility of Chemical Reaction 
and Gaseous Equimolar Counter-Diffusion" . Solid State Abstract 5', 46669 
(1967); AIME. Trans. 236, 531 (1965). 
An improved general ra te  equation for a one dimensional gas-solid system 
has been derived. The concentrations of gaseous reactant and product 
have been calculated with relations furnished by the following constraints 
on the system: quasi-steady state  and equimolar counter diffusion of 
gases. The interfacial chemical reaction i s  taken a s  1s t  order  with 
respect to  the concentration of the gases  involved. The equation has 
proper dependence on gas composition and on solid structure through the 
relative values of Knudsen and normal diffusivities. 
HI-25. Micheletti, F. ' B., and Mark, P., "Effects of Chemi-sorbed Oxygen on the 
Electrical Properties of Chemically Sprayed CdS Thin Films". Electronics 
and Communications Abstracts 6, 4467 (1967); Appl. Phys. Letters a, No, 4, 
136-138 (1967). 
Measurements with spray deposited semiconducting CdS films are 
reported that demonstrate the primary effect of oxygen chemi-sorption 
i s  the reduction of hall mobility. 
HI-26. Blum, J., Warwick, R. and Genser, M. "Surface Studies with Silicon Planar 
Junction Structures". Presented a t  the Spring Meeting of the Eleetroehemical 
Society, Toronto, Canada, May 3-7 (1964) (Gen. Prec.  Aerospace., Kealrfott 
Div. ) 
Changes in: emitter current  gain, beta, with collector current. Surface 
recombination velocity limits beta and is in turn determined by the 
density of fast interface states and the surface potential, Changes in  
characteristics of silicon npn planar t rans is tors  were observed after  
heating for  various t imes at temperatures between 300-350°C in  forming 
gas (15% H2, 85% NZ), oxygen, vacuum and nitrogen. 
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APPENDIX FAILURE ANALYS IS  REPORTS 
X-Radiography. - Components were examined for foreign particles, percent 
void area in the die to header bond and other anomalies. The void area data are  given 
in Table 1-1 and indicate an excess of 40  percent voids in 50 percent of the sample, 
Foreign particles were noted in seven devices using the Search-Ray. Typical findings 
a re  shown in Figures 1-1 to 1-3. Shake testing was performed simultaneousliy to 
determine particle mobility but no particle displacement was noted. Particles 
remained in position after cautious delidding. 
Hermeticity. The fine leak test (Veeco) revealed no failures per Awtonetics 
procurement specification which requires a leak rate not to exceed 5,O x A l l  
helium leak rates fell between 1 x and 3 x lo-'. However, 25 percent of the 
devices failed the gross leak test per specification using ethylene glycol a t  150 C. 
These failures a re  identified in Table 1-2. 
Electrical parameters. - Electrical failures a re  listed in Table 1-3, The 
pa.rameters not meeting specifications a.re identified with an asterisk g*), The 
remaining devices performed according to specification. 
Electrical dynamics. - Components were subjected to vibrational stress whi le  
observing electrical characteristics on a Tektronix 575 Curve Tracer. Eight eom- 
ponents displayed an excessive forward voltage drop at  high forward eonductanee 
(2 volts at 200 ma); one of these was intermittent. The components and failure modes 
a re  identified in Table 1-4. 
Optical examination. - Eight components were delidded for optical examination 
of surfa.ce anomalies. Evidences of tool dama.ge, or  other mishandling, prior to 
lidding resulting in da.mage to metallization on two devices are shown in Figures 1-4 
and 1-5. The remaining devices were free of obvious anomalies except for No, 35 
(Part No, 00995, Log No. 433) which had a detached post bond weld. 
Metallurgical examination. - The eight components delidded for optical examina- 
tion also were subjected to metallurgical sectioning and microscopy, revealing several 
previously unobvious anomalies. Partial post bonds a r e  shown in Figures 1-6 and 
1-7 with electrical contact constricted through intermetallic fragments. Figure 1-8 
shows approximately 6 0  percent of aluminum wire destroyed in welding and the 
presence of intermetallic formation at a base post bond. Cracks probably due to 
excessive deformation on an emitter pad bond a r e  shown in Figure 1-9. An interface 
between aluminum wire and aluminum pad is  shown in Figure 1-10; Fiwre 1-11 
indicates excessive wire deformation during welding and cracking from intermetalilie 
formation. . A partial base post bond with intermetallic formation is  shown in 
Figure 1-12. Each numbered figure represents a separate device identified by the 
caption. 
Tensile strengths, A U / A ~  post bonds. - The metallographic anomalies enum- 
erated above suggested the presence of a general bond reliability problem in this group 
of transistors. Accordingly, tensile strengths were measured on the post bonds of 25 
delidded specimens using the test equipment shown in Figure 1-13 a t  a pull angle of 
45 degrees. C ~ i t e r i a  of acceptance a re  defined in an Autonetics procurement speei- 
fication which requires a minimum allowable breaking strength of 2. O grams a t  
VBBI)IS OBSERVED BY 
TABLE -1-1 
X-RADIOGRAPHY IN SAMPLE CQF-101 
Greater 
mar%. 40% 
B 
4 
5 
9 
10 
B B 
12  
18 
20 
211 
24 
25 
2 7 
28 
3 0 
3 3. 
32 
34 
3 5 
3 6 
3 7 
3 8 
40 
45 
47 
48 
5% 
52 
53 
55 
5 7 
58 
62 
64 
6 5 
66 
6 8 
6 9 
7 0 
7 2 
73  
7 6 
8 0 
8 8 
89 
184 
Pmt No. Lot No. 
437 
435 
435 
435 
437 
435 
435 
435 
435 
433 
433 
439 
439 
433 
436 
436 
433 
433 
433 
433 
436 
436 
438 
438 
438 
433 
436 
438 
438 
439 
439 
439 
432 
432 
432 
432 
432 
434 
434 
434 
434 
434 
435 
435 
435 
% Voids 
in 
Bonding 
of Chip 
27 
3 0 
25 
20 
15 
15 
3 0 
2 0 
20(FP) 
25 
15 
20(FP) 
30 
2 0 
2 0 
3 0 
25 
3 0 
3 0 
25 
25 
3 0 
35 
20 
30(FP) 
3 0 
2 0 
3 0 
20 
25 
2 0 
3 0 
20 
3 0 
15 
3 0 
20 
3 0 
20 
20 
20 
35 
20 
20 
30 
Less 
Than 40% 
2 
3 
6 
7 
8 
13 
14 
15 
16 
17 
19 
22 
23 
26 
2 9 
3 3 
3 9 
41 
42 
43 
44 
4 6 
49 
50 
54 
5 6 
5 9 
60 
6 1 
6 3 
67 
7 1 
74 
75 
77 
7 8 
79 
8 1 
82 
83 
84 
85 
86 
87 
Part No. Lot No. 
437 
437 
437 
437 
437 
435 
437 
435 
435 
435 
435 
433 
433 
433 
439 
433 
439 
436 
438 
436 
438 
436 
433 
439 
438 
433 
433 
433 
432 
432 
432 
434 
434 . 
434 
435 
435 
435 
435 
435 
435 
435 
435 
435 
435 
5% Voids 
in 
Bonding 
of Chip 
Figure 1-1. L o t  No. 435, Part No. 03698 
Figure 1-2. - P a r t  No. 03698, L o t  No. 435 
No. 
P 
Figure 1-3. - Part No. 00156, Lot No. 439 
TABLE 1-2 
GROSS LEAK FAILURES 
Part No, Lot No. 
TABLE 1-3 
ELECTRICAL FAILURES 
No. Part  No, Lot No. 
Parameter 
TABLE 1-4 
DYNAMIC ELECTRICAL FAILURES 
High Forward 
No. 
-
Par t  No. Lot No. Voltage Drop I n t e r ~ t k e n t s  
the bond edge (BE) and 3 .0  grams for a complete bond (CB) failure. Obviously a. BE 
rupture below 3.0  grams could mask a potential CB failure. The parent strength of 
the aluminum lead wire was 12-15 grams. 
The results of these tests a r e  given in Table 1-5 with the mode of rupture 
identified in  each case a s  BE or  CB except where detached leads o r  zero pull strengths 
were encountered. The BE failures a r e  ascribed to a possible excessive pinching 
during bonding resulting in reduction of wire cross section a t  the bond eqges. The CB 
failures may have resulted from insufficient weld interface, granule for1nal;Iions o r  
oxide contaminations a t  interfaces. 
Figure .I-4. Par t  No. 03748, Lot No. 435 
Figure 1-5. Par t  No. 00653, Lot No. 438 
Figure 1-6. - P a r t  No. 03740, Lot No, 437 
Figure 1-7. - P a r t  No. 03714, Lot No. 435 
Figure 1-8. - Part No. 00630, Lot No. 438 
Figure 1-9. - Part No. 00653, Lot No. 438 

Figure .T-12, - Part No. 01221, Lot No. 432 
Figure 1-13, - Lead Bond Tensile Tester 
TABLE 1-5 
POST DATA YIELD STRENGTH DATA 
No. 
- 
63 
67 
6 6 
7 0 
8 9 
8 0 
87 
6 2 
6 9 
64 
75 
7 9 
76 
7 4  
68 
8 1 
86 
83 
7 8 
65 
85 
7 7 
82 
84 
88 
P a r t  No. Lot No. 
Emitter 
Pull 
Strength 
(grams 
0 
1.7 
3.3 
3.5 
2.0 
3.5 
2.6 
5.0 
3.2 
3.7 
3.5 
3.5 
1.0 
2.0 
2.6 
4.0 
2.0 
0 
3.9 
2.0 
2.1 
0 
2.0 
3.0 
2.9 
Mode of 
Failure 
-- 
BE* 
CB* 
BE 
CB* 
CB 
BE 
BE 
CB 
BE 
CB 
BE 
CB* 
CB* 
BE 
BE 
BE 
(detached) 
CB 
CB* 
CB* 
(detached) 
BE 
BE 
BE 
Base Pull 
Strength 
(grams 1 
0 
2 ,0  
2.0 
1 .7  
0 
1.5 
2.5 
3 ,7  
0 
1.5 
4 - 2  
5.3 
1.3 
(detached) 
3.3 
5.2 
2.0 
0 
0 - 5  
3.2 , 
(detached) 
3.5 
0 
3.3 
4-1 
Mode of 
Failure 
- - 
BE 
CB* 
CB* 
- - 
CB* 
BE 
BE 
-- 
BE * 
BE 
CB 
CB* 
- - 
BE 
BE 
CB* 
- - 
CB* 
CB 
- - 
CB 
-- 
CB 
BE 
*Below specifications. 
Tensile strengths, Al/Al pad bonds. - Ten devices were picked at random 
and delidded for investigation of the A1 wire to A1 pad ultrasonic bonds, Both the 
emit ter  and base pad bonds were tensile tested. ~ h e s e  bonds were tested with the 
same equipment and a t  the same 45 deg angle a s  the post bonds. The resuEts of 
these tes ts  a r e  listed in Table 1-6. The average pull strength of these bonds is 
2.2 grams which just exceeds the minimum per  specification. Four of the ten devices 
a r e  considered acceptable. 
Moisture analysis of package ambient. - Moisture analyses were carr ied out 
on five devices mounted individually in a test  holder designed specifically for the 
TO-18 package which was plumbed into the c a r r i e r  gas system of a gas chromatograph. 
Sampling was accomplished by driving hollow pins through the case of the package and 
sweeping the ambient gas out of the package through one of the pins and into the 
instrument for  analysis. Results obtained a r e  presented in Table 1-7, 
TABLE 1-6 
PAD BOND YIELD STRENGTH DATA 
Emitter 
Pull Base Pull 
Strength Mode of Strength Mode of 
No, Part  NO. Lot No. (grams) Failure (grams) Failure 
-- 
BE 
BE* 
BE 
BE 
BE 
-- 
BE 
BE 
BE 
"Below specification. 
TABLE 1-7 
MOISTURE CONTENT OF SELECTED DEVICES 
Sample NO, Part  No. Lot No. % Water by Weight Absolute 820 Content 
18 037 03 435 Lost -- 
16) 03711 437 85 1.51 x 1 o - ~  grams 
41 00638 436 77 1.29 x grams 
5 1 00727 436 53 2.0 - x 10-"rams 
5 2 00731 43 8 8 8 1.47 x grams 
mese moishre  levels a r e  considered to be intolerably high. 
Package ambient analysis. - Analysis of package gas composition was  performed 
on five TCb-18 packages by gas chromatography using helium as a carrier gas. In 
view of the excessive moisture levels found in the five previous analyses, the water 
peak i n  this group also was estimated. All five devices had survived fine and gross 
leak t e s b  and static and dynamic electrical tests. Chromatography was  performed on 
a dud  column system consisting of a 12 ft x 1/8 in. Poropak Q column and an 
8 ft  x 1/8 in, Molecular Sieve 5 A column. Conditions employed a re  as follows: 
Gol~iamnrs - Dual, Molecular Sieve 5 A, Poropak Q 
Temwsahre  - 70°C 
Carries Gas - Helium 
Carrier Pressure - 20 psi 
Bridge Current - 300 ma 
The analytical results  a r e  given in Table 1-8. These results  indicate that the 
intended ambient was pure nitrogen. However, considerable contamination with 
oxygen is  present, and the moisture levels a r e  again excessive, in all cases exceeding 
the dew point of the contained gas. In view of this lat ter  fact the moisture levells 
given in.Table 1-8 a r e  split into gas phase content a t  100 percent relative humidity 
(25 6) and liquid phase. 
The gas ambient compositions in these devices appear to warrant investigation 
of their manufacture. The presence of oxygen suggests ineffective process control 
of lidding atmospheres. The presence of moisture i s  more difficult to explain 
(because the samples were hermetic) but may be due to incomplete curing of the 
Pyroceram pr ior  to lidding. 
Electron microprobe analysis of ~ 1 / ~ 1  bonds. After ambient analysis these 
devices were  delidded and examined microscopically (optical) for corrosion. In 
spite of the excessive moisture no evidence of metal corrosion was found. Electron 
microprobe analysis of one of these specimens yielded no evidence of the presence 
of corrosive contaminants. Taken together these observations indicate that the 
manufacturer employs a clean process except for the anomalies noted in the previous 
paragraph. 
In summary, this group of devices i s  characterized by several defective 
conditions which could impa.ir long term electrica.1 performa.nce. These defects are:  
excessive voids in die-header bonds, gross leak failures, hFE degradation, inferior 
post bonds and pad bonds and extreme moisture levels in packages. Other anomalous 
conditions a r e  present to an extent of less  than ten percent of the sample and do not 
necessarily portend serious reliability problems o r  indica.te substandard control of 
process techniques. The ma.nufacturer could avoid most of these p rob leps  by 
applying s t r ic t  quality control measures. 
TABLE 1-8 
GAS CONTENTS OF SELECTED DEVICES 
Gas Phase 
0 2 % b y  N2%by ppm H o Excess H20 Sample Pa.rt Lot 2 
No. No. No. Volume Volume 
--
H2° in Gas Phase (weight) Liquid 
72 0'2458 434 5.1 92.0 4 x 1 0 - " g m s  18000 2.84 
45 00666 438 3.7 93.4 4 x loe7 gms 18000 2.7  
46 00673 436 11.5 85.6 2 X gms 18000 2,8 
Accuracy f 5 Percent  
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FAILURE ANALYSIS OF INTEGRATED CIRCUITS 
Introduction 
Sixty-five ITT integrated circuits were received by Autonetics for failure 
analysis a s  a portion of NASA Contract NAS 12-4. * These devices were rejected 
during breadboard fabrication of a system being built for NASA-ERG. 
Conclusions 
1. Thirty of the 58 devices had external package markings which incorrectly 
identified the pin numbers. This resulted in a 180" misorientation causing 
power to be applied incorrectly resulting in electrical overstress of several 
of the devices. 
2. Inadequate vendor process control techniques were evident due to the high 
incidence of manufacturing defects noted during visual examination. 
3. Package mechanical damage was induced during device system removal. 
This was indicated since 34 devices were gross  leakers and several Isad 
broken external leads. 
Procedure 
The devices were analyzed using the procedure described below and summarized 
in Figure .I-14. 
1. A11 58 devices were microscopically examined for external damage or 
anomalies. 
2. All devices were subjected to a Z-axis orientation radiographic examination 
prior  to electrical testing and delidding using a Norelco Be window 150 MV 
X-ray tube. 
3. The devices were then subjected to a functional test involving a computerized 
sequential evaluation of approximately 30 electrical parameters  using a 
Fairchild, type 4000 M, Integrated Circuit Tester.  
4. Hermeticity tests  were made on all devices utilizing a Veeco Model MX9AB 
Helium Leak Detector. A11 devices were pressurized in helium at 40 psi for 
20 hours pr ior  to testing. A standard gross  leak "bubble test" was per- 
formed utilizing FC-43 Fluorocarbon Solvent heated to about 150°C, 
5. The devices were then subjected to pin-to-pin electrical measurements 
using a Tektronics 575 Curve Tracer. 
*Letter to P. H. Eisenberg from Mike Emelianoff (NASA-ERC) dated December 2, 1968 
regarding F ~ i l u r e  Analysis of Integrated Circuits. 
FUNCTIONAL TEST (58) 
I DEVICES DESTROYED DURING DELID (11) 
Figure 1-14. Failure Analysis Flow Char t  
6 .  The devices were delidded utilizing a special technique to minimize die 
surf ace contamination. The die surfaces were microscopically examined 
and abnormalities photographed on several devices. 
Results 
The test results obtained on each of the 58 devices analyzed a r e  given in 
Table 1-9. and summarized below: 
1. External examination indicated that several of the devices contained broken 
o r  very short leads and other evidence of mishandling which probably 
occurred during removal from a system. 
2. Radiographic examination revealed that an excess of Pyrocerarn was used 
for die mounting and package lid sealing in several devices (Figure 1-15), 
Voids in the Pyrocerarn beneath the die were observed in some devices 
but were considered insignificant. 
3. The functional and curve t racer  electrical tests  revealed that 30 devices 
were 180" reversed in the packages a s  indicated by the lid markings. 
Schematic diagrams of the devices were simultaneously studied while 
observing the oscilloscope presentation to aid in the interpretation. 
Specific circuit elements were identified and assigned a s  the failure cause 
where possible. An additional five devices were found to have degraded 
p-n junctions a s  indicated by "soft knees" and low breakdown voltages. 
The remainder of the devices (23) were electrically acceptable during 
retest. 
4. Hermeticity tests indicated that 34 devices were gross leakers and one 
additional device had a leak rate greater  than 5 x 10-8 atm-cc/sec. This 
confirmed that the devices were severely mishandled during removal from 
circuit boards. 
5. Visual inspection of the devices following delidding revealed several 
abnormalities. (11 devices were destroyed during the delidding process. ) 
Those devices previously determined to have mislabeled pin numbers by 
curve t racer  analysis were verified by visual comparison of the metalliza- 
tion pattern and surface topology to the schematics. Other anomalies were 
observed in 14 devices including poor bond positioning (Figure 1-16), poor 
trimming and alloyed metallization from electrical overstress (Figure 1-17'), 
Dual bonds were observed on the same pad in one device (Figure I-16)- 
Metallization smearing and tool damage were present in other devices 
(Figure 1-18). 
TABLE 1-9. 
NASA IC FAILURE ANALYSIS 
hlanuiacturcr 
Part No. Device 'Electrical Testing 
Leak Rate 
atm-cc/sec He Internal I n s ~ e c t l o n  Remarks 
RTOK 
1800 Reversed 
I I ~ o o d  ~ e v i c e  2.0 x 
I x 10-9 
I x 
2 . 5  x 
X Good Device Except for htarklng 
I X l  Good Device Except for Marking Gourl Device Except for hhrklng 
No Defects Noted 
No Defects Noted ' 
No Defects Noted 
No Defects Noted 
180" Reversed 
180° Reversed 
Output Trans is tors  
Degraded 
180° Reversed 
l8o0 Reversed 
I I Heid for Gas Analysis 
Gross Lenker Metallization Melted Open Near Pin 7 
3.5 x Metallization Melted Open Near Pin 7 
Device Overs t ressed  Due to Misorientation / Device Overstressed Due to Misorientation 
I I Good Device Good Device 1tTOR RTOK Gross  Leakcr Gross  Lenker Double Bond :tt Pin 11 Die Surface Contamination, Double A1 Bond on Both Post and Die a t  Pin 14, Bond Misbonded 
Destroyed During Delidding 
A1 Wire Bond Separated a t  Pin 5 Post 
-- 
No Defects Noted 
Destroyed During Delidding ' 
No Defects Noted 
Nu Defects Noted 
No Defects Noted 
RTOK 
Pin 5  open 
RTO ti 
18u0 Reversed 
Gross Lenker 
Gross  Leaker 
5 . 0  x 10-9 
Gross  Leaker 
-- 
Mechanical Band Failure 
Held for  Gas Analysis 
Good Device Except for Marking 
-- 
Good Device Except for M a r k i i  
Good Device Except for Marking 
Goad Device Except for Marking 
Destroyed During Delldding 
Good Device Except for Marking 
180" Reversed 
18O0 Reversed 
180" Reversed 
180' Reversed 
180° Reversed 
180' Reversed 
Gross  Leaker 
7 . 5  x 10-9 
5 . 0  x 10-9 
Gross  Leaker 
Gross  Leaker -- 
No Defects Noted Gross  Lenker 
Input nlode 
1800 Reversed 
1 x Destroyed During Delidding 
5 .0  x 10-9 -- I 1 Heid for Gas Anaiysis 
180° Reversed 
18o0 Reversed 
No Defects Noted 
18o0 Reversed 
No Defects Noted 
Good Device Except for Marking 
Good Device Except for Marking 
Good Device 
Good Device Except for Marking 
Good Device 
Gross  Lenker 
Gross  Leaker 
3. o x 10-7 
2 . 8  X 10-8 
2 . 8  x loe8 
Gross  Leaker 
1 . 0  x 10-8 
3.0 1 10-8 
3 . 0  X 10-8 
No Defects Noted 
No Defects Noted 
No Defects Noted 
No Defects Noted 
No Defects Noted 
No Defects Noted 
No Defects Nated 
No Defects Nated 
Cracked Die. 
180' Reversed 
Retcs t  Goorl 
l8Oo Reversed 
Input Diode 
Degrarlerl 
Input Diode 
Degraded 
1800 Reversed 
1800 Reversed 
Good Device Except for Marking 
Good Devlce 
Good Devlce Except for Marking 
Possible Electrical Overs t ress  
Gross  Lesker / Cracked Die I ( Possible Eiectricai Overs t ress  
Gross  Lenker No Defects Nated 
1 . 8  x Oxide Thlckness Variations 
1 . 3  x No Defects Noted 
Good Device Except for hhrhtng 
I Guod De!,lve Except for 3larktng Good IRvice E x c c ~ t  lor Markine 180' Reversed 
180" Reversed 
180" Reversed 
Gross  Leaker No Defects Noted 
4 .5  x 10-8 I -- 1 1  Good Device ~ x c e b t  for Marking Held for Gas Analysis 
Gross  Leaker 
Gross  Leaker 
-- 
No Defects Noted 
-- 
Excessive Bond Tool Marks a t  Die 
Bond - Pin 10 
No Defects Noted 
Destroyed During Deiidding 
No Defects Noted 
A1 Wire to Pin 3 Melted Open 
Destroyed During Deiidding 
Destoryed During Deiidding 
No Defects Noted 
Destroyed During Deiidding 
Destroyed During Delidding 
No Defects Noted 
Tooling Marks on A1 ~ i a r  Pins 10 & 11 
No Defects Noted 
1 1 o o d  Device 
RTOK 
180' Reversed 
180° Reversed 
Pin 3 Open 
RTOK 
RTOK 
180" Reversed 
RTOK 
RTOK 
180° Reversed 
No Defects Noted 
RTOK 
Gross  Leaker 
Gross  Leaker 
Gross  Leaker 
7 . 8  x 10-9 
Gross  Leaker 
Gross  Leaker 
Gross  Leaker 
Gross Leaker 
Gross  Leeker 
Gross Leaker 
Gross  Leaker 
Gross  Leaker 
Good Device 
Good Device Except for Marking 
Good Device Except for Marking 
Electrical Overs t ress  
Good Device 
Good Devlce 
Good Device Except for Marking 
Good Device 
Good Devlce 
Good Device Except for Marking 
Good Device 
Good Device 
Good Device Except for Mechanical Damage 
Good Devlce Except for Marking 
Good Device 
Good Devlce 
Held for Gas Analysis 
Good Device Except for  Marking 
Good Devlce Except for Marking 
RTOK 
18o0 Reversed 
R M K  
leOO Reversed ~ z i e v e r s e d  
Gross  Loaker 
1 . 5  x 10-8 
Gross  Leaker 
Gross  Leakor 
2.8 x 
External Lead 11/12 Missinr 
~ 
Poor Hondlng - t:xccss Not Trhrnmed 
Destruycd Durlng Deliddlng 
Destroyed Durmp. Dcl iddin~ 
No Defects Noted 
No Defects Noted 
Gross  Leaker 
Gross  Leaker 
3 .0  x 10-8 Destroyed During Opening I I ~ o o d  ~ e v i c e  (1535) 2874 RTOK 
'RI'OK - Retest Electrically Good 
Figure 1-15. Radiograph of Typical Device Showing Excess R y r o c e r m ,  
Figure 1-16. Surface Photo of Type MIC 936 Failure 
Device Showing Dual Bond on Pad 
Figure 1-17, Surface Photo of Type IvIIC 932 Fa i lure  Device Showing Discolored 
Metallization f rom Electr ical  Ove r s t r e s s  
F i p r e  1-18. Surface Photo of Type lVIIC 938 Fa i lure  Device Showing 
Tool Damage and Smeared Metallization 
APPEND l X  J. INSTRUMENTS FOR FA1 LURE ANALYSIS 
Etching and 
microscopy 
Instrument 
Binocular micro- 
scope (3- 120X 
magnification) 
INSTRUMENTS FOR FAILURE ANALYSIS 
Abnormality 
Observed (physical) 
Related Failure 
Modes 
Probable Failure 
Mechanisms 
Dislocation 
distribution 
Cracks in package 
seals  
Pits, cracks, and 
chips 
Leaks Inversion (change 
in semiconductor 
Pinholes and 
cracks in oxide 
insulating layer 
Inhomogeneity 
(Oxidation, 
contamination, 
intermetallics o r  
rub marks. ) 
Opened bonds 
Cracked dice 
Cracks in package 
lead seals  
Soft junction 
(gradual rather  
than sharp 
increase in cur- 
rent  characteristic 
across  junction) 
Opens 
Shorts 
Weak bonds o r  
electrical leakage 
Electrical open 
circuit 
Open circuit or  
shift in resistance 
Leaks 
Electrical param- 
e ter  dr i f ts  
Mechanical failure 
Migrating of 
metaX'bization 
Poor surface 
wetting 34 igration 
of charged con- 
taminant causes 
inversion, 
Intermelallies form 
by diffusion, 
May have resulted 
from overheating, 
Mishandling, over- 
heating, o r  con- 
taminated sur face ,  
Pressure  during die 
o r  Bead bonding, 
Rough handling, 
misalignment, 
thermal mismatch, 
or bubbles in glass, 
INSTRUMENTS FOR FAILURE ANALYSIS (Cont) 
Binocular micro- 
scope (3- 12BX 
Phase contract 
microscope 
D a r k  field 
microgcspe 
Interferometer 
Abnormality 
Observed (physical) 
Related Failure 
Modes 
Pits and pyramids 
on dice 
Poor registry o r  
masking 
Scratches on dice 
or  intraconnects 
Microplasma in 
operating device 
Stacking faults 
Transparent 
contaminants 
Improper oxide 
metallization 
topography 
Photoresist 
residues, dust 
Bubbles in 
Sealant glass 
Oxide and surface 
topography varies 
from design 
High leakage o r  
hot spots at  
thinner base areas 
High leakage, 
shorts or  opens 
Open .or high 
resistance 
Soft junction 
Soft junctions 
Surface 
inversion 
Electrical leak- 
age, shorts, o r  
opens 
Inversion 
Leaks 
Electrical leak- 
age, shorts o r  
opens 
Probable Failure 
Mechanisms 
Poor epitaxial 
growth control 
results in thin 
localized base areas 
(after diffusion). 
Narrow insulating 
path may short, 
o r  inversion may 
cause high leakage 
current. 
Handling and 
testing. 
Current con- 
centrates a t  
stacking faults, 
dislocations, o r  
thin spots in base. 
Shifting electrical 
parameters. 
Ionic contaminants 
migrate and result 
in reverse leakage. 
Misalignment 
creates narrow 
insulating paths 
which short o r  
leak a s  result of 
inversion. 
Diffusion of charged 
contaminants. 
Inversion. 
Misalignment 
creates narrow 
insulating paths 
which short or  leak 
a s  result of inver- 
sion. 
INSTRUMENTS FOR FAILURE ANALYSIS (Cont) 
Instrument 
Abnormality 
Observed (physical) 
Related Failure 
Modes 
Probable Failure 
Mechanisms 
Interferometer 
(continued) 
Electron micro- 
scope (magnifies 
to  100,000X) . 
Oxide thickness 
varies  from design 
Metal thickness 
varies  from design 
D isloea.tion and 
stacking fa.ults 
distribution 
C ontamina.nt and 
corrosion loca,tion 
Etch pits, scratches 
dust, and deposit 
roughness 
Pattern alignment 
and topology 
e r r o r s  
Undercut etched 
edges 
Weld porosity 
Porous diffusion 
products 
Stray capa.citance, 
electrical leakage 
o r  inversion 
Opens 
Soft junctions 
Weak bonds o r  
electrical 1eaka.ge 
opens, shorts, o r  
parameter  drift  
Shorts o r  opens 
Opens o r  
inversion 
Contaminants 
o r  weak bonds 
Meager contacts 
melt and open, 
Metal diffuses 
through oxide and 
causes leakage, 
Thin metal a reas  
burn out, 
Precipitates in 
bulk silicon, 
Electrochemical 
reaction. 
Surface roughness 
cause thin spats 
in conductor 
deposits which may 
heat and melt, 
Meager contacts 
burn open. Narrow 
isslation areas 
short across,  
Contaminants eause 
corrosion and 
opens o r  migrate 
and eause 
inversion, 
Contaminants cause 
corrosion and opens 
o r  migrate and 
cause inversion, 
Contaminants cause 
corrosion and opens 
or migrate and 
cause inversion, 
Kirkendall effect 
(mismatched dif- 
fusion sa tes  of 
dissimilar  metal^) 
INSTRUMENTS FOR FATLURE ANALYSIS (Cont) 
Scribe cracks 
mechanical stress 
causes cracks to 
Voids in welds 
associated with 
bonding of wires 
and package to IC 
Metal migration Shorts or  opens Kirkendall voids 
form weak bonds. 
Contaminant Mobile metallic 
contaminants 
Cracks propagate 
Wires sag, cause 
causes weak bonds, 
shorts, opens, o r  
leaky packages. 
Controlled 
inversion charge 
Identity of con- Weak bonds or  Electrochemical 
or  corrosion pro- 
duct compounds 
INSTRUMENTS FOR FAILURE ANALYSIS (Cone) 
Instrument 
Abnormality Related Failure 
Observed (physical) Modes 
Probable Fai lure 
Mechanisms 
- 
Metallograph 
Electron back- 
scatter thickness 
meter 
Scanning 
Electron 
Microscope 
Observes same 
abnormalities as  
binocular micro- 
scope; also: 
Poorly adherent 
interconnects or  
bond structures 
Abnormal junction 
depth (by a.ngle 
lapping) 
Voids in thermo- 
compression bonds 
Incomplete or 
poor welds 
Thin o r  non- 
adherent plating 
Thickness of oxide, 
plating or  
photoresist 
Metallization 
thinning o r  
undercutting 
Contaminant 
and corrosion 
location 
Opens 
Improper electri- 
cal character- 
istics. 
Bond has high 
electrical and/or 
thermal resistance 
and may be 
mechanically weak 
Leak in package 
Poor joints 
I Stray capacitance, , electrical leakage, 
inversion or  opens 
Weak bonds o r  
electrical 
leakage 
Improper deposition 
and/or bqnding 
conditions. 
Bad junction depth, 
Hot spots, poor 
electrical 
ehasacteristics o r  
opens. 
Faulty package 
seals, 
Opens bonds and/or 
package leaks, 
Electrical 
parameter d r i f t  
Thin spots 
Bum open 
Electrochemical 
reaction 
INSTRUMENTS FOR FAILURE ANALYSIS (Cont) 
Instrument 
Hot stage 
metallograph 
Abnormality 
Observed (chemical) 
Contaminant melting 
point and reactivity 
(for identification) 
Interdiffusion of 
metals, for example, 
A1-Au, Mo-Au, 
Ti-Au, Kovar-Au 
Whisker growth 
Related Failure 
Modes 
Weak bonds o r  
electrical 
leakage 
Parameter 
drift ' 
Shorts o r  
opens 
Probable Failure 
Mechanisms 
Electrochemical 
reaction. 
Intermetallics 
form from 
diffusion. 
Metal whiskers 
grow and make 
shorts. 
Removal of metal 
leaves opens. 
INSTRUMENTS FOR FAILURE ANALYSIS (Cont) 
Abnormality 
Observed (chemical) 
Related Failure 
Modes 
Parameter drift 
Probable Failure 
Mechanisms Instrument 
Not stage 
metallograph 
(continued) 
Drift in braze, 
bond, or  ieter- 
connect sesisknce, 
Grain growth 
Surface diffusion 
o r  metal films 
Shorts, opens o r  
parameter drift 
Metal films cause 
shorts or inver~ion, 
Lack of diffusion 
barriers,  
Contaminant crystal 
structure and 
identity of inter- 
metallic compounds 
Weak bonds o r  
electrical leakage 
Electrochemical 
reaction, 
Electron 
diffraction 
Open, shorts, or  
parameter drift 
Deposit 
crystallinity 
I Inversion I Presence of 
absorbed sub- 
stances in surface 
Migration of 
charged absorbates 
causes inversion, 
Low-energy 
electron 
diffraction 
Migration of 
charged eontamin- 
ants causes 
inversion, 
Electron micro- 
probe (elemental 
chemical analysis 
Contaminant o r  
rub mark residue 
identity and map 
Dopant and Dopant 
concentration 
Related to pro- 
cess control 
Intermetallic 
analysis 
Weak bonds o r  
electrical leakage 
Weak bonds o r  
electrical leakage 
Corrosion product 
identity 
Opens, shorts, o r  
parameter drift 
Deposit topography 
map by chemical 
element 
Deposit thickness 
map by chemical 
element ' 
I Thin areas melt 
and open. 
Crack, pit, and 
pinhole maps . 
Thin o r  m r r o w  
areas on inter- 
INSTRUMENTS FOR FAILURE ANALYSIS (Cont) 
Abnormality I Related Failure 
Instrument I Observed (chemical) I Modes 
I 
Electron micro- 
probe (elemental 
chemical analysis) 
(continued) 
Gas chromatograph 
Mass spectrograph 
Infrared absorp- 
tion spectrograph 
Junction misalign- 
ment o r  movement 
Opens, short and 
current and/or 
voltage 
nonuniformity map 
Abnormal pa'ckage 
ambients 
Leaks (by presence 
of a i r  o r  test 
fluid) 
Leaks. Also: 
reaction of device 
to ambient changes 
in the spectrograph 
Thin oxide 
Abnormal oxygen 
content in silicon 
Abnormal epitaxy 
thickness 
Impure photoresist 
Emission ultra- 
violet and visible 
spectrographs 
Water 
Analysis and 
identity of con- 
taminant s 
I Electrical leakage, 
shorts, opens, o r  
inversion 
Abnormal 
electrical param- 
e te r s  
Inversion o r  gain 
drift 
Inversion o r  gain 
drift 
Inversion o r  gain 
drift 
Shorts o r  electri- 
cal leakage 
Drift of electrical 
parameters 
Slow switching, 
punch-through 
Inversion 
Surface current 
leakage 
Parameter drift, 
opens, inversion 
Probable Failure 
Mechanisms 
Migration of metal 
i s  evidence of 
inversion. 
Cause of abnormal 
electrical param- 
e te r  may pinpoint 
failure mechanism. 
Absorption, then 
charge migration 
causes inversion. 
Absorption, then 
charge migration 
causes inversion. 
Absorption, then 
charge migration 
causes inversion 
Abnormal electri- 
cal parameters 
Recombination 
centers 
Drift of marginal 
electrical param- 
e ters  
Migration of 
impurities. 
Water vapor 
enters through 
leak. 
Contaminants 
migrate and change 
electrical properties 
o r  cause 
corrosion. 
INSTRUMENTS FOR FAILURE ANALYSIS (Cont) 
I I I 
Abnormality Related Failure I Probable Failure 
Instrument (chemical) I Modes Mechanisms 
Visible and ultra- 
violet absorption 
spectrographs 
Neutron activation 
analyzer 
Ion Microanalyzer 
Analysis and identify 
of contaminants 
Same a s  emission 
spectrographs but 
at lower con- 
centrations 
Dopant and diffusion 
profile 
Oxide impurity 
concentration 
Topography map of 
surface by chemical 
element 
Surface 
impurities 
Flame photometer Residual 
chemical identity 
Parameter drift, 
opens, inversion 
Parameter drift, 
opens, inversion 
Process control 
problems 
Parameter drift 
o r  electrical 
leakage 
Opens, shorts, 
o r  parameter 
drift 
Parameter drift 
o r  electrical 
leakage 
Electrical 
leakage, opens 
Contaminants 
migrate and change 
electrical properties 
or cause corrosion, 
Contaminants 
migrate and change 
electrical properties 
or  cause corrosion. 
Inversion 
Electrochemical 
reaction 
Strain gauges 
BhbBe tester 
Helium leak 
tester or  
Radioflo Lester 
Abnormality 
Observed (mechanical) 
Loose headers o r  
dice 
Poorly brazed 
headers o r  dice 
Gross leaks in 
packages 
Small leaks 
Related Failure 
Modes 
~ h e r m a l  
Thermal 
Channeling o r  
inversion 
Opens o r  shorts 
Uncontrolled 
package ambient 
causes inversion 
and corrosion 
Probable Failure 
Mechanisms 
Nonadhesion of 
braze evident from 
thermal expansion 
of can. Poor 
thermal path 
causes overheating. 
Nonadhesion of 
braze evident from 
thermal expansion 
of can. Poor 
thermal path 
causes overheating. 
Nonadhes ion of 
braze evident from 
thermal expansion 
of can. Poor 
thermal path 
causes overheating. 
Corrosion causes 
opens o r  shorts. 
Charged absorbates 
from ambient 
migrate and cause 
inversion. 
Corrosion by 
ambient causes 
apens o r  shorts. 
INSTRUMENTS FOR FAILURE ANALYSIS (Concluded) 
Thermal plotter Hot spots due to 
Mot spots due to 
thin base areas and thin. base a r e a s ,  
location or stacking along fault  c a u s e s  
thin base area, 
Curve tracer 
surface creep of 
Opens or inter- 
mittent contacts intermetallic 
Surface leakage, 
Mechanical  damage 
or corrosion. 
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APPEND l X  K. B I  SLIOGRAPHY ON S ILICON SURFACE PASS IVATION 
This program has been directed toward an understanding of the interrelationship 
of semiconductor device processing and the resultant reliability. SpecificaBly, the 
role of surface passivation and related process variables has been studied. 
In conjunction with the research carried out on this program, a continual 
literature review was made, with a goal of relating other findings to the results of 
this program. Also searched for were improved passivation techniques which might 
reduce or  eliminate the problems defined for currently used Si-Si02 systems. The 
following is  a synopsis of some of the pertinent information which is applicable to the 
research performed. The information is presented in several related sections. 
Preparation of Oxide Layers 
A comprehensive report on the process parameters for oxidized silicon was 
prepared by the Research Triangle Corporation (Ref 1). A more detailed analysis sf 
the kinetics of the growth process has been presented in several articles by Deal 
(Ref 2) and Burkhardt and Gregor (Ref 3). The parabolic growth ra te  constsenks as  
a function of various process variables was explored by Ainger (Ref 4). The oxidation 
kinetics of silicon were studied by Law (Ref 5) a t  temperatures from 1000 to 1300K 
and pressures from loq3 to 5 x 10-2 mm. This information confirmed the parabolic 
growth ra te ,  with the ra te  constant being markedly pressure dependent. 
It has been demonstrated that hydroxyl groups can be introduced into silica. by 
high temperature exposure to water vapor (Ref 6), that oxides grown in steam o r  wet  
ambients contain measurable amounts of hydrogen (Ref 7, 8, 9), and that thermally 
grown oxides incorporate varying amounts of the substrate dopant into the oxide 
structure (Ref 10, 11). Investigators have shown that the growing oxide has an 
affinity for boron but rejects phosphorus and antimony (Ref 11). 
Nossibian and Whiting (Ref 12) showed that particulate contaminatiolis on the oxide 
surface act as loci for the formation of high concentration regions of P205 during a 
deposition of phosphorus. Ira the subsequent diffusion, the phosphorus is  considered 
to penetrate the oxide preferentially beneath these high concentration sources, doping 
the silicon substrate in localized regions under the oxide. 
Several low temperature techniques have been proposed for forming silicon 
oxide films. These methods a r e  of special interest in that they reduce the thermal 
s t ress  problem possibilities. 
Thin oxide films were formed by dilute HNOQ and studied (Ref 13). The formation 
of SiO2 films by the low temperature (750 C) decomposition of tetraethoxysiliane in an 
evacuated system was studied (Ref 14). The performance of the system was investi- 
gated and the film characteristics evaluated. Most of the properties of the deposited 
oxides were similar to those of thermally grown oxides after a thermal treatment. 
Hennisch (Ref 15) devised a closed tube method for deposition of Si02 via decomposition 
of tetraethoxysilane. 
The growth of Si02 in a microwave discharge was investigated by Kraitchman 
(Ref 16)- This technique provided rapidly oxidized silicon at  temperatures estimated 
to be 500 C or lower. 
h g  m d  Davern (Ref 17) described a process for the formation of silicon oxide thin 
films by the Pow temperature decomposition of tetraethoxysilane in an a-c glow 
discharge, It was shown that films produced in this manner can be used effectively 
as the dielectric in thin film capacitors. The resultant capacitors have low dielectric 
losses and a r e  very stable under various life test  conditions. 
0 ther Pass ivation Techniques 
Several other materials o r  cofmbinations of materials have been investigated in 
an attempt do eliminate some of the objectionable problems detected for the Si-SiOZ 
system. 
Aboaf (Ref 18) experimented with amorphous aluminum oxide films deposited a t  
420 C by thermal decomposition of an aluminum alkoxide. The dielectric and 
moisture resistance properties were favorable when compared with conventional SiO2. 
MOS transistors with aluminum oxide gate dielectric were fabricated and tested 
by Wmman and Zaininger (Ref 19). Their films a r e  formed by anodizing aluminum 
in an oxygen plasma. The radiation resistance of these devices appeared excellent. 
The most promising substitute and the one with extensive work involves various 
types of silicon nitride films. Typically silicon nitride films have been deposited on 
silicon by reacting Sic14 and NHQ at  550 - 1250 C (Ref 20). One important finding is  
that the deposited films a r e  extremely effective diffusion masks for sodium. 
Amorphous silicon nitride films have been deposited in a gas flow system by the 
ammonolysis of silicon tetrachloride and the nitridation of silane with ammonia 
(Ref 21,  22). The substrate temperature during the deposition process appeared to 
have the most significant influence on the film properties. It has been shown that 
such amorphous nitride films can be converted to anodic Si02 (Ref 23). 
Alnorphous films of silicon nitride-silicon dioxide mixtures were deposited and 
evaluated by Chu and coworkers a t  Westinghouse (Ref 24). The technique utilized was 
the pyrolysis of silane in ammonia-oxygen mixtures in a gas flow system. Heat 
treatment of silicon nitride films (Ref 25) was found to result in severe structural 
changes resulting in fractured layers. 
Passivation Layer Mechanical Aspects 
Mechanical rupturing of the oxide film has been related in this report and by 
others (Ref 26) to the difference in coefficient of thermal expansion between silicon 
a d  the passivation layers utilized. 
The evidence as reported (Ref 27, 28) indicates that dielectric failures a r e  a 
result  primarily of actual physical openings in the insulating layer rather than regions 
of enhanced conductivity in uniformly thick oxide. 
The silicon-silicon oxide s t ress  has been experimentally measured (Ref 2 7 ,  29) 
and was found to be in the range from 30,000 to 60,000 psi. The expansion ebaracter- 
istics of silicon apparently exhibit unusual behavior (Ref 30) above - 1000 C. 
The effect of structural defects such as hydroxl groups and network forming or  
other modifications is  to alter the silica structure producing a less rigid network. 
This alteration is reflected in changed physical and electrical properties. For 
example, the introduction of either boron (Ref 31) o r  hydroxl (Ref 32) into the Si02 
structure increases the thermal expansion coefficient and decreases the viscosity of 
the modified material relative to the intrinsic oxide. Strains a t  the Si-Si02 interface 
were measured by Joecodine and Schlegel (Ref 33) and Whelan (Ref 34), Besser and 
Eisenberg (Ref 35) and Lopez (Ref 36) studied the factors that affect the density of 
defects in Si02 films. Lane (Ref 37) has recently correlated s t ress  in the Si-SiB2 
interface to surface state density. 
Lopez (Ref 38) found that defect density for a particular thickness was greater f o r  
the thinned oxide than for the unaltered oxide. 
It has been shown that mechanical polishing results in a certain amount of 
structural damage to the silicon surface and may leave particles of the polishing corn- 
pound embedded in the polished surface. This was recently confirmed (Ref 39) by 
electron microprobe analysis performed by Cocca and Carroll a t  NASA-'ERG. This 
may be the origin of the somewhat higher defect density in the oxide grown on such 
wafers. 
Fisher and Amick (Ref 40) detected defect structures on silicon surfaces rafter 
oxidation which were partially due to s t resses  induced by the oxidation processes. 
Slip in Si crystals has also been suggested. Recently Drum and Rand reported (Ref 44) 
a method of reducing s t ress  by using a silicon oxide-silicon nitride combination. 
Stresses of the order of l o 7  dynes/cm2 were obtained which is  2 to 3 orders of 
magnitude lower than usually obtained. 
Techniques utilized by other investigators were evaluated for use on this program 
for the detection of dielectric defects. Techniques such a s  a high temperature HCP 
etch (Ref 42) o r  CP etching around 900 C (Ref 43, 44) were found to be not conveniently 
applicable. The results obtained earl ier  on this contract have been reported (Ref 27) 
andtwo techniques which were found to be  suitable, electrophoretic decoration and 
electrochemical autograph, were utilized in this study for the observation of oxide 
defects. 
Passivation Layer Properties and Evaluation Techniques 
Techniques for the physical and chemical evaluation of silicon oxide films 
formed by a wide variety of techniques have been developed (Ref 45). Silicon oxide 
films were characterized on the basis of refractive index, etch ra te ,  infrared spectra, 
stoiehiometry, passivation efficiency and thermal densification. It was found that 
films formed by low temperature techniques generally had properties inferior to 
oxides formed by conventional high temperature techniques. 
Worthing (Ref 46) and Klein (Ref 47) made evaluations of dielectric breakdown 
in thin oxide films. At positive silicon potentials, Worthing found that dielectric 
breakdown occurred abruptly with no detectable conduction at  lower voltages. At 
negative silicon potentials, conduction in the nanoamp range and time dependence of 
dielee tric breakdown was detected. Klein confirmed that breakdown s tar ts  on electric 
field induced thermal instability a t  flaws in the dielectric resulting in a hole through 
the oxide. 
The properties of silicon nitride-silicon oxide mixtures were obtained by Chu, 
Szedon, and Lee (Ref 24). 
The electrical properties of both silicon nitride and silicon oxide were investi- 
gated by Deal, Fleming and Castro (Ref 48). As contrasted to the thermal oxides, the 
silicon nitride films a r e  characterized by polarization and room temperature trapping 
instabilities, relatively high conductance, and high surface state charge densities. 
The vapor-deposited oxides were found to resemble the nitrides in those properties 
which were associated with the silicon-dielectric interface, but the bulk properties 
were more like those of thermal oxides. The properties of a SIxQ Nz film on Si was 
investigated by Brown and others at G. E. Research, Schenectady &ef 49). These 
films were formed by the pyrolysis of various mixtures of SiH4, NH3, and NO. 
Several investigators have utilized the MOS test  structure as  a means for 
electrical evaluation of silicon oxide films. Typical reviews by Fairchild personnel 
describe impurity distributions of oxidized silicon and ion migration kinetics 
(Ref 50, 51). 
A method of doping the oxide film with (DEP) diethylphosphate-nitrate-tetrahydro- 
furyl alcohol alcohol was studied for use in device diffusion of phosphorus (Ref 52). 
The fabrication of simple device structures by controlled out-diffusion of phosphorous 
from the oxide was evaluated. 
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APPENDIX L. SUMMARY OF LITERATUREON OXIDE IMPURITIES 
AND RELATED ELECTR I CAL EFFECTS 
Ion drift has been proposed a s  a significant reason for instability in MOS devices 
(Ref 1, 2 and 3). Sodium ions, protons, polarization of the dielectric material and 
oxygen vacancies have been postulated as  some of the specific reasons for unstable 
electrical parameters of the MOS devices. The effect of sodium ions on device 
stability has been extensively studied by many investigators (Ref 1, 4, 5 and 6)- 
The results of a detailed study of the charge motion and instability in thermally 
grown, undoped silicon dioxide films at high electric fields and elevated temperatures 
were presented by S. R. Hofstein (Ref 2). The transient behavior of the charge 
motion in the oxide was analyzed and a model proposed to explain the observations. 
It  was shown that the instability consists of the motion of positively charged ions and 
that interface trapping effects play a significant role in determining the transient 
behavior. Detailed consideration was given to the nature of these trapping effects, 
It  was concluded that caution must be exercised in ascribing the activation energy 
measured for the instability to that for the true mobility of these ions in a "bulk" 
oxide. The effects of various ambient treatments on the instability were discussed, 
and conclusions drawn concerning the physical and chemical nature of the observed 
instability. 
E. H. Snow et. al., Ref 1,  showed that changes in the capacitance-voltage charac- 
teristics of a metal-insulator-semiconductor structure provide a powerful tool for the 
observation of ion motion in thin insulating films. Using this method, a detailed study 
of the kinetics of alkali ion migration in thermally grown silicon dioxide films bas 
been made. Alkali ions were initially deposited at the metal oxide interface and their 
transport through the oxide was studied as  a function of time, temperature and applied 
voltage. When the metal i s  biased positively the number of ions accumulated at the 
oxide-silicon interface initially proportional to the square root of time and then 
approaches a saturation value. The temperature dependence i s  exponential and Beads 
to an activation energy for the diffusion coefficient of 32 kcal/mole for Na and 
22 kcal/mole for Li. 
A simple model was developed which was based on the division of the insulator 
into two regions: a thin boundary layer near the metal-insulator interfaee in which 
ion transport is by diffusion, and the remainder of the insulator where field transport 
dominates. It was shown that most features of this model were in excellent agreement 
with the experimental results. 
The effects of alkali-metals on the vehavior of the oxide protected silicon sur- 
faces has been investigated using a p-n structure by J. R. Mathews, W. A. Griff in 
and K. H. Olson (Ref 3). Examination of diode characteristics and photoresponses on 
controlled samples revealed the manner of alkali-metal electrolysis through the oxide 
and the formation of donor-type surface states at the Si-SiO2 interface. 
A direct comparison between Na distribution determined radiochemicalky and 
electrically in 6000 thermal oxide on 10 S1-cm n-type silicon was made by E. Yon, 
W. H. KO and A. B. Kuper (Ref 5). Sodium within z 1000 A of SiSiOZ interface 
correlates in most cases  with MOS flat band voltage shift, i. e. , Nna ( 2 1000 a) =. 
I A Q M ~ S .  Appreciable Na, which does not appear to affect Si surface potential, is 
found through the bulk of the oxide. Neutron activation of "clean1' oxide (grown in wet 
car dry ol~ygen) showed - 1 ppm Na throughout, - 10 ppm at free surface. Gold was 
also identified at ppm concentrations but did not correlate with AQMOS. The V-shaped 
profile seen after diffusion (300 to 1000°C in dry  N2) o r  in drift ( - 200°C, 5 x 105 ~ / c m )  
is believed due to rate limitation at the free surface; electrostatic binding plus 
enhanced solubility at the 800°C, which i s  not expected from the fast diffusion of Na. 
This i s  also attributed to the surface rate limitation. The anion significantly affects 
Na diffusion kinetics and distribution in contamination experiments with radiotracer 
N ~ ~ ~ o H ,  ~ a % l ,  and ~ a ~ ~ ~ r ~ 2 .  B r  i s  found to accompany Na diffusion, suggesting 
anion neutralization of Na within the bulk oxide. P205 Si02 i s  seen to "getterf1 Na 
from the oxide. These results  support the suggestion of Snow et al. that Na is 
responsible for uncontrolled drift  of surface potential in oxidized Si devices. 
Interactions between sodium ions and protons to cause both fast and slow 
instabilities a s  well a s  active and inactive ion forms have been described (Ref 6,  7, 
and 8). Motion of chromium, gold, aluminum and nickel in oxide layers has also been 
studied (Ref 9 and 10). E. Kooi and M. V. Whelan (Ref 7) used MOS-capacitance 
measurements combined with neutron activation analysis to show that positive charge 
at oxidized silicon surfaces could be increased by the presence of sodium in the oxida- 
tion system. The amount of charge depends on the surface orientation and the oxide 
tk icbess .  It can be decreased by low-temperature heat treatment in water vapor by 
hydrogen. The same treatment can cause an effective reduction of the number of 
interface state. In both cases  an explanation can be found in the formation of Si-H 
bonds, 
Protons were postulated a s  mobile ions but subsequent studies with radio-tracer 
rnet"n& revealed that tritium in the oxide does not move in an electrical field 
(Ref 2, 9 ,  11, and 12). 
Phosphorous diffusion into the oxide layer has been found to stop o r  reduce ion 
migration if boron is not present in large amounts (Ref 13, 14 and 15). However, 
thick phosphosilicate layers  were observed to polarize and cause additional 
instabilility (Ref 1 6  and 17). 
The admittance-voltage characteristic of a metal-insulator-semiconductor 
capacitor was explained by E. H. Nicollian and A. Goetzberger (Ref 13) in the depletion- 
inversion range for the case  in which the entire surface of the semiconductor is 
inverted by charges in the insulator and the frequency i s  too high for minority c a r r i e r s  
to  follow, Lateral AC current flow into the inverted layer beyond the field plate has to 
be considered. The model was verified by several experiments and a simple equiva- 
lent circuit was shown to quantitatively fit the characteristics.  The lateral current  
model was used to explain drift in the characteristics caused by ion migration along 
the oxide surface under dc bias. This type of ion migration i s  separated from true 
changes of charge density within the insulator. 
Michael Yamin (Ref 14) performed two experiments with phosphorous stabilized 
and untreated silicon dioxide films on silicon substrates. In the first ,  the interaction 
of phosphorous and boron was studied; it  was found that diffusion of boron over a 
phosphorous stabilized film destroyed i t s  stabilization against ion drift effects at 400°C, 
but that diffusion of phosphorous over a boron diffused film resulted in a stabilized 
oxide. In the second experiment, a slowly varying voltage was applied at 600°C to a 
silicon-silicon dioxide-gold structure and the current through the oxide film was 
recorded. Both phosphorous stabilized and untreated silicon dioxide films show recti- 
fying characteristics, the more highly conducting direction being that with the silicon 
negative. In the case of the untreated film, a large peak of current i s  superimposed 
on this characteristic at -2.5 volts. This peak is absent in phosphorous stabilized 
films. Discharge currents equivalent to the charging currents are  not observed on 
removing voltage from the specimen, a s  they a re  at 400°C. Five distinguis"nab1e types 
of charge transfer in silicon dioxide films a re  tabulated, and compared with those 
described in the literature a s  occurring in crystal quartz. 
E. H. Snow and B. E. Deal (Ref 16) made a study of phosphosilicate glass films 
prepared by predepositing P2O5 on thermally oxidized silicon. Many of the p1roper"kies 
of these films including composition, density, etch rate, conductivity, dielectric 
constant, and dielectric strength were measured and are  compared with the corre- 
sponding properties of thermally produced silicon dioxide layers. A polarization 
effect i s  discussed which gives r ise  to an increase of about 20 percent in the dielectric 
constant of the glass at high temperatures and low frequencies ( - 250°C at 50 epsj. 
Under dc bias at lower temperatures this polarization causes a slow dr i f t in  the 
capacitance-voltage characteristics of metal-oxide-semiconductor (MOS) capacitors 
which use the glass as  a dielectric. The MOS capacitance-voltage method i s  used to 
study the time, temperature, and voltage dependence of the polarization, and mech- 
anisms a re  discussed which can account for the observed results. 
It was shown by E. H. Snow and M. E. Dumesnil (Ref 17) that electrical 
polarization effects in glass films can be conveniently studied using a metal-glass- 
silicon dioxide-silicon double-layer capacitor. The build-up of a polarization in the 
glass layer under the application of a voltage at elevated temperatures can be detected 
from the resulting shift AV in the capacitance-voltage characteristic. Equations are  
derived on the basis of a simple model which gives AV a s  a function of time, 
temperature, applied voltage, and the glass and oxide thicknesses. 
Experimental data for a lead borosilicate glass a r e  presented and shown to be 
in excellent agreement with this model. The time constant for polarization of the 
glass has an activation energy of 1 .05 eV and i s  of the order of weeks at room temper- 
ature and minutes at 100°C. The diffusion coefficient calculated from this time 
constant is in agreement with that for lead in glasses of similar composition and hence 
it is concluded that in this glass the major mobile ion is ~b* .  
Additional long-term polarization effects are  observed when the metal i s  biased 
positively and these a re  related to the diffusion of sodium contaminant out of the glass 
layer into the underlying silicon dioxide. 
Oxygen vacancies a s  a mobile species were advanced as  a hypothesis but was 
later questioned on the basis of the diffusion constant and the activation energy 
(Ref 8 and 11). 
J. E. Thomas and D. R. Young (Ref 18) found that semipermanent changes in 
the semiconductor surface potential occurred in insulator-covered semiconduetors 
when external fields were applied for long times, particularly at elevated temperatures 
An attempt to explain these changes in terms of the charging and discharging of 
interface states led to conclusions that disagree with many of the experimental facts. 
Specifically, the semipermanent effects of interface-state charges can always be 
overcome by the application of a field smaller than that which is used to induce the 
effect, and of the same sign, while the experiments described in the accompanying 
papers generally show that a field much larger than the inducing field, and of the 
apposite sign, is required to return the insulator covered surface to i ts  initial status. 
The accumulation of space charge in the insulating layer can give r ise  to very large 
fields at the semiconductor surface that persist  after the removal of an external 
inducing field. The size and sign of such space-charge fields agree with the experi- 
mental observations. Measurements made after treatment at temperatures above 
125°C show that the surface of silicon passivated with silicon dioxide can become 
strongly n-type a s  a result of such a positive space-charge layer formed at the inter- 
face, A model i s  presented based on the concept that this space charge arises from 
oxygen vacancies in the silicon dioxide. It is suggested that the improvement resulting 
from the use of phosphorous pentoxide on the outside surface i s  due to the elimination 
of vacancies by the oxidizing action of the P205. 
Silicon nitride and aluminum oxide have been reported to be immune to ion 
drift problems (Ref 19, 20 and 21). Devices fabricated with MNS structures, how- 
ever, have shown undesirable properties due to high density surface states and 
conditions at the nitride-silicon interface (Ref 20). 
Capacitance-voltage measurements have been utilized by many investigators as  
a technique for evaluating charge motion in oxide layers (Ref 22, 23, 24 and 25). 
Correlation of C-V curves with electrical charge in insulating layers (Ref 26 and 27) of 
MOS capacitors was published in some detail by Grove, e t  al. (Ref 22). 
A. S. Grove, B. E. Deal, E. H. Snow and C. T. Sah (Ref 22) presented the 
results of a comprehensive study of the overall characteristics of thermally oxidized 
silicon surfaces and interpreted the results on the basis of a simple physical model 
of the MOS structure. Extreme ca re  was taken throughout the study to insure the 
validity, significance and reproducibility of the quantities measured. It is  shown that 
the charge in the surface states i s  constant over a wide range of variation of the 
surface potential, and that this charge is positive for both n- and p-type oxidized sili- 
con. The density of surface state charge is about 2 x 1011 em-2, and i s  essentially 
unaffected by a twenty-fold variation in the oxide thickness and by a 250 fold variation 
in the concentration of boron in the p-type samples. The effects of measurement fre- 
quency, illumination and temperature on the capacitance was shown to follow one of 
three simple models depending on the measurement frequency and the rate of generation 
of minority carr iers .  
The redistribution of impurities during thermal oxidation of silicon was 
studied both theoretically and experimentally by Grove, Leistiko and Sah (Ref 11). 
Eqer iments  with specific impurities indicate that gallium, boron, and indium deplete 
from silicon while phosphorous, antimony, and arsenic pile up during thermal oxida- 
tion, It was shown that the redistribution process can be significantly influenced by 
the escape of impurities through the oxide layer a s  well a s  by the segregation of the 
impurity at the oxide-silicon interface. 
C-V graphical data has been reported a useful tool for evaluating MOS 
capacitors (Ref 28). Analysis characteristics and limitations of the C-V method for 
measuring surface-state densities has been discussed (Ref 23, 30 and 31). 
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C-V curves for n- and p- MOS devices with large numbers of surface states 
were measured at various frequencies by M. V. Whelan (Ref 31). These measure- 
ments indicate a difference in the relaxation times of the states of n- and p-type 
silicon. Comparisons were made with samples in which a large number of surface 
states had been removed by a suitable heat treatment. Two types of hysteresis 
effects occurring in certain measurements were discussed. The effects of heating 
MOS devices with and without a phosphate glass under a dc bias were compared, 
Curves which relate the silicon space-charge capacitance at high frequencies to 
the band bending and the total space charge at a silicon surface were plotted by 
M. V. Whelan (Ref 28) for various values of silicon resistivity. 
A. Goetzberger (Ref 29) computer ideal curves for silicon with oxide t h i ebes s  
and doping as  a parameter. High-frequency and low-frequenc capacity C U W ~ S  are  
presented for the doping ran e s  between 1 x 1014 and 1 x l O l y  cm-3 and SiOg thick- li ness between 100 and 12000 . Additional curves give flatband capacitance, m i n i m m  
capacitance and voltage of the minimum capacitance in the same ranges. 
Carr ier  concentrations and lifetimes have been studied by C-V measurements 
(Ref 32 and 33). Movement of impurities during thermal oxidation and gold diffusion 
has been followed by use of C-V data (Ref 24, 25 and 34). The technique has also been 
used to examine lateral motion of mobile charge in inversion layers of MOS 
capacitors (Ref 8 and 13). 
A method to determine the ca r r ie r  concentration and the minority ca r r ie r  
lifetime in semiconductor epitaxial layers was described by C. Jund and R. Psir ier  
(Ref 32). This method implies the use of a MOS capacitance realized on the 
epitaxial layer. The ca r r ie r  concentration is reached by measurements of m a ~ m u m  
and limit values of the capacitance with bias voltage. The minority ca r r ie r  lifetime 
i s  obtained by time constant measurement of the limit capacitance response to a 
voltage step. 
Effects of ion drift on C-V curves in the fringing field around a MOS capacitor 
has been observed (Ref 35). The effect of a forward biased p-n junction on the 6-V 
curve has also been studied and automatic equipment for obtaining C-V curves for  
in-process control has been described (Ref 36, 37 and 38). 
A. Goetzberger (Ref 35) observed that MOS capacitance of p-type silicon in 
, the inversion range is governed by lateral current flow in the channel. The inversion 
layer of devices into which alkali ions have been introduced can be enhanced under 
the field plate by bias aging. The MOS curve after aging takes an differnet shapes 
dependent on whether pinch-off occurs uniformly under the field plate (case 1) or  in 
the fringing region (case 2). A curve of type 1 is shifted to more negative voltage 
without change of shape. In case 2, only the depletion-accumulation part i s  shifted 
leading to a broad valley. The fringing field at the interface can be calculated and 
the exact location of pinch-off determined. Its distance from the edge of the metal i s  
usually less  than twice the oxide thickness. The charge concentration profile at the 
edge is therefore very steep. 
*ECS Journal, Vol. 116, No. 7. Characteristics of Fast Surface States Associated 
with Si02 - Si and Si3 Ni - SiO2 - Si Structures, B. E. Deal, E. L. MacKenna, 
P, k, Castro. An analysis of fast surface states in MOS and MNOS structures was 
conducted. The presence of aluminum metallization during certain annealing con- 
ditions (500 - 550C in an inert ambient) was confirmed to reduce the fast surface 
state density in MOS structures. Thin silicon nitride films (MNOS structures) were 
then found to mask o r  reduce this effect during the post-aluminum annealing treat- 
ment. It was postulated that a hydrogen species was produced in MOS structures 
during the post-metallization anneal by the reaction of aluminum and water absorbed 
on the oxide, The hydrogen then migrates to the Si - Si02 interface to annihilate the 
fast states. The silicon nitrate on the other hand i s  believed to retard the migration. 
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NEW TECHNOLOGY APPENDIX 
A. ELECTROPHORETIC DECORATION TECHNIQUE FOR LOCATION OF SI02 
DIELECTRIC DEFECT 
Technique 1: 
This resulted f rom original work performed by J. Lytle a t  Westinghouse. 
Original development work was performed a t  Autonetics. Significant experimental 
data  was accomplished on this contract (NAS 12-4). A special electrode developed for  
this technique was disclosed a s  PF69ER12 and reported under Air  Force  Contract 
AFO470-68-C-0174. 
This technique is described in  Appendix A-3 (p 99) 
B. ELECTROGRAPH METHOD FOR LOCATING PINHOLES IN THIN SI02 FILMS 
Technique 2: 
This resulted f rom original work performed by J. McCloskey, Dept. 244, under 
Air  Force  contract funds and disclosed as PF69ER21 under Air Fo rce  Contract 
A F04(694) -626. This technique was utilized and fur ther  tested under this contract 
(NAS 12-4). 
This technique is described in Appendix A-1 under Tes t  Methods (p 1 3 ) .  
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